搜索资源列表
64R4SDFpoint_FFT
- 该工程实现了一个64点FFT，verilog编写，采用R4SDF结构，通过Modelsim功能仿真，压缩包里有rtl代码，dc脚本，输出报告。-The project implements a 64-point FFT, verilog compiled by R4SDF structure, through the Modelsim functional simulation, compression bag with rtl code, dc scr ipt, the output repo
64pointFFTR2MDC
- 该工程实现了一个64点DIF FFT，verilog编写，采用R2MDC结构，通过Modelsim功能仿真，压缩包里有rtl代码，dc脚本，输出报告。-The project implements a 64-point DIF FFT, verilog compiled by R2MDC structure, through the Modelsim functional simulation, compression bag with rtl code, dc scr ipt, the out
FFT8
- FFT8，8点FFT运算，用verilog vhdl 语言编写，可以应用于64点FFT-FFT8, 8 点 FFT computation, using verilog vhdl language, can be applied to 64-point FFT
FFT
- The VHDL implementation of 8-point FFT in VHDL. Radix 2 Decimation in Frequency-The VHDL implementation of 64-point FFT in VHDL. Radix 2 Decimation in Frequency i am found of it.It s really very good!
gam3
- FPGA Implementation ofLow Power 64-Point Radix-4 FFT Processor for OFDM System
64FFT(VHDL)
- 用VHDL语言实现64点的FFT,包含源程序和一篇论文-64-point FFT with VHDL contains the source code and a paper
Tubes-VLSI
- 64 FFT pada program VHDL
64点FFT
- 基于VHDL实现的基8,64点FFT。代码真实可靠，乃本人亲自编写。有兴趣者可以交流
myfft64_final
- 基于VHDL的基4-64点FFT算法 包含仿真文件- U57FA u4E8EVHDL u7684 u57FA4-64 u70B9FFT u7B97 u6CD5 u5305 u542B u4EFF u771F u6587 u4EF6