搜索资源列表
基于FPGA的李沙育图形发生器
- 这是一个用MAX+PLUSII开发FPGA（1K30器件）开发的李沙育图形发生器（硬件描述语言部分）。-This is a development with MAX PLUSII FPGA (1K30 device) developed Lissajous Pattern Generator (hardware descr iption language).
weishujituanfashengqishejishili
- 伪随机图案发生器设计实例，也是可以拿来用的，扩频和跳频通信有用-pseudo-random pattern generator design examples, and can be used with the frequency hopping spread spectrum communication and useful
pattern_generator
- pattern generator for pattern recognition
test
- random pattern generator for HSPICE
Uniform Generator
- Uniform Generator Computer simulations often require random numbers. One way to generate pseudo-random numbers is via a function of the form where `` " is the modulus operator. Such a function will generate pseudo-random numbers (
mc44bs373
- Motorola MC44bs373 UHF-VHF analog tv transmitter and test pattern generator chip working source codes and chip documentation.
Dot_Matrix
- Pattern Generator for LED DOT MATRIX
huffman_Golomb_COMPRESS
- 从 Mentor Graphics 的自动测试图形生成（ATPG）工具 FastScan的 测试文档中提取出测试电路（CUT）的测试模式，生成便于对应压缩算法的文件 格式。 本文中， 给出了 2 种压缩测试模式的方法， 一种是基于统计的哈夫曼编码， 一种是基于差分运算的Golomb 编码。本次毕业设计中，在熟悉Mentor Graphics ATPG工具 FastScan的基本功能和其主要的测试模式输出文件的格式的基础上， 实现其中测试结构和测试模式数据的分析提取， 并且在
colour_bars
- This file is used to create colour bars in the colour pattern generator.
PTN_gen
- this pattern generator source code(verilog)-this is pattern generator source code(verilog)
3D_Samples
- Proteus VSM Oscilloscope, Logic Analyser, Function Generator, Pattern Generator, Counter Timer and Virtual Terminal as well as simple voltmeters and ammeters.-Proteus VSM Oscilloscope, Logic Analyser, Function Generator, Pattern Generator, Counter T
Shiftpcb
- Proteus VSM includes a number of virtual instruments including an Oscilloscope, Logic Analyser, Function Generator, Pattern Generator, Counter Timer and Virtual Terminal as well as simple voltmeters and ammeters.
Shiftpcb
- Proteus VSM includes a number of virtual instruments including an Oscilloscope, Logic Analyser, Function Generator, Pattern Generator, Counter Timer and Virtual Terminal as well as simple voltmeters and ammeters.
bestsave
- Proteus VSM includes a number of virtual instruments including an Oscilloscope, Logic Analyser, Function Generator, Pattern Generator, Counter Timer and Virtual Terminal as well as simple voltmeters and ammeters.
Eagle
- Proteus VSM includes a number of virtual instruments including an Oscilloscope, Logic Analyser, Function Generator, Pattern Generator, Counter Timer
Demo
- Proteusan Oscilloscope, Logic Analyser, Function Generator, Pattern Generator, Counter Timer and Virtual Terminal as well as simple voltmeters and ammeters.
PrenexFormMFC
- 前束范式生成器，数理逻辑的一个辅助程序，可以给出任意谓词公式的前束范式。主要采用二叉树方式实现-Before the beam pattern generator, an auxiliary mathematical logic program predicate formulas can be given before any beam pattern. Mainly be achieved by binary tree
hd_source
- 基于Verilog HDL的视频测试pattern发生器。内置各种常见模式。-Verilog HDL-based video test pattern generator. Built-in a variety of common models.
bist pattern generator
- document of bist with low power generator
Sine_Wave_Sliding_2016_5_21
- Explanation:- This Program can generate Sine Wave and slide uploaded image pattern according to sine wave.It is also plot wave propagation on X-Y coordinates. This program can save images at the same time to make pattern slid