CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 搜索资源 - fpga implementation of AES

搜索资源列表

  1. aes

    3下载:
  2. verilog实现的AES-128加解密程序,FPGA验证通过-verilog implementation of AES-128 encryption and decryption process, FPGA verification through
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-27
    • 文件大小:6.86kb
    • 提供者:xie
  1. aescore

    1下载:
  2. 基于FPGA的AES算法实现的VERILOG源代码,对于信息安全专业研究AES算法的硬件实现很有用-FPGA-based AES algorithm implementation VERILOG source code, for the information security professional research of the hardware implementation of AES algorithm is useful
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-29
    • 文件大小:191.06kb
    • 提供者:李华
  1. FPGA

    1下载:
  2. 此课件是基于FPGA的加密芯片设计实例,DES的FPGA实现,包括DES加密算法简述,DES的伪代码描述,设计流程,运算电路模型设计,算法程序设计 -The courseware is based on the FPGA chip design example of encryption, DES for FPGA implementation, including the DES encryption algorithm briefly, DES pseudo-code descr ipt
  3. 所属分类:Embeded-SCM Develop

    • 发布日期:2016-06-22
    • 文件大小:3.67mb
    • 提供者:betty
  1. systemcaes_latest.tar

    0下载:
  2. 高级加密标准aes加密算法用fpga实现的Verilog源代码。-Advanced encryption standard aes encryption algorithm using fpga implementation Verilog source code.
  3. 所属分类:Crypt_Decrypt algrithms

    • 发布日期:2017-03-28
    • 文件大小:82.32kb
    • 提供者:lxc
  1. aes

    2下载:
  2. 高级加密标准AES的FPGA实现,支持128,256密钥长度格式-Advanced Encryption Standard AES, FPGA implementation to support 128,256 key length format
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-27
    • 文件大小:84.71kb
    • 提供者:dinxj
  1. AES-implementation-based-on-FPGA

    0下载:
  2. 一种基于FPGA的AES加解密算法设计与实现,对于对AES算法效率的研究有参考作用-FPGA-based AES encryption and decryption algorithm design and implementation of the AES algorithm for the efficiency of a reference
  3. 所属分类:Crypt_Decrypt algrithms

    • 发布日期:2017-04-01
    • 文件大小:348.28kb
    • 提供者:menshuang
  1. AESFPGA

    0下载:
  2. 论文介绍了AES算法在FPGA上的实现功能,对AES算法过程进行了优化。-This paper introduces the AES algorithm in FPGA implementation function of the AES algorithm to optimize the process.
  3. 所属分类:Crypt_Decrypt algrithms

    • 发布日期:2017-04-04
    • 文件大小:629.63kb
    • 提供者:朱丽丽
  1. AES

    0下载:
  2. FPGA Implementation of AES Encryption and Decryption
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-10
    • 文件大小:1.97mb
    • 提供者:lrx
  1. AES

    0下载:
  2. Pipelined Implementation of AES Encryption Based on FPGA
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-08
    • 文件大小:85.23kb
    • 提供者:rivercreamss
  1. des1

    0下载:
  2. 基于FPGA的AES加密算法的实现 由于其较高的保密级别,AES算法被用来替代DES和3一DES,以适应更为严苛的数据加密需要。-FPGA Implementation of Real-Time Adaptive Image Thresholding
  3. 所属分类:Crypt_Decrypt algrithms

    • 发布日期:2017-04-01
    • 文件大小:235.04kb
    • 提供者:马海彪
  1. AES-based-on-FPGA-jiemi

    0下载:
  2. 基于FPGA的AES算法实现,使用verilog语言实现。本模块只包含解密过程,没有加密过程。-Implementation of AES algorithm based on FPGA, using Verilog language. This module contains only the decryption process, no encryption process.
  3. 所属分类:Other systems

    • 发布日期:2017-11-10
    • 文件大小:12.86mb
    • 提供者:庄德坤
  1. FPGA-IMPLEMENTATION-OF-AN-AES-PROCESSOR

    0下载:
  2. Advanced Encryption Standard(AES) implementing in a faster and secured way is expected. AES can be implemented in software/hardware. In hardware implementation ASIC solution requires high cost and much design time while FPGA based implementation
  3. 所属分类:Crypt_Decrypt algrithms

    • 发布日期:2017-04-16
    • 文件大小:213.15kb
    • 提供者:arif
  1. GCM-AES_Implementation_Spec_v2

    0下载:
  2. AES GCM 算法介绍,对AES算法实现有一定帮助。-This document aims to explore hardware implementation of GCM-AES mode of operation specifically targeting FPGA [1] (Field Programmable Gate Arrays). The aim of such an implementation is to benchmark GCM-AES on FPGA in term
  3. 所属分类:Crypt_Decrypt algrithms

    • 发布日期:2017-03-23
    • 文件大小:249.24kb
    • 提供者:宁进
  1. A-compact-AES-core-with-on-line-error-detection-f

    0下载:
  2. This paper presents a compact, low-cost, on-line error-detection architecture for a 32-bit hardware implementation of the AES. The implemented AES is specially designed for FPGA-based embedded applications, since it is tuned to specific FPGA logi
  3. 所属分类:Other systems

    • 发布日期:2017-05-03
    • 文件大小:918.04kb
    • 提供者:ANU MOHAN
  1. IYUG

    0下载:
  2. The AES-128 implementation as depicted in Figure 3 has been implemented on the FPGA. This required an initial round key addition followed by ten rounds of S-Box.
  3. 所属分类:Multimedia Develop

    • 发布日期:2017-04-12
    • 文件大小:1.17kb
    • 提供者:muthana
  1. Coding Files

    0下载:
  2. We present an efficient hardware architecture design & implementation of Advanced Encryption Standard AES Rijndael cryptosystem. The AES algorithm defined by the National Institute of Standard and Technology NIST of United States has been widely
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2018-01-08
    • 文件大小:27kb
    • 提供者:kutti
  1. 各种密码算法的FPGA实现情况

    0下载:
  2. 各种密码算法的FPGA实现情况 1.AES算法FPGA实现分析 2.DES加密算法的高速FPGA实现 3.RSA加解密运算的FPGA硬件实现研究(FPGA implementation of various cryptographic algorithms)
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2018-05-04
    • 文件大小:17.08mb
    • 提供者:wsf-jv
搜珍网 www.dssz.com