kmp算法的Verilog HDL实现，模式串从模块的外部输入，计算next函数，然后进行kmp匹配。有仿真。环境为Quartus II 8.0 Web Edition。-Verilog HDL implementation kmp algorithm, pattern string from the module' s external input, calculate next function, then kmp matching. A simulation. Environment