A cycle accurate multiprocessor SoC simulation framework. it supports various interconnects such as mesh and torus. the processing elements are based on the simlt_ARM processor models.