搜索资源列表
sd_IP
- SD card controller can just read data using 1 bit SD mode. I have written this core for NIOS2 CPU, Cyclone, but I think it can works with other fpga or CPLD. Better case for this core is SD clock = 20 MHz and CPU clock = 100 MHz (or in the rati
new49
- 使用fpga开发的电子时钟及跑表，有复位，开始/暂停功能-fpga development using an electronic clock and stopwatch, a reset, the start/pause function
ds32c35
- ds32c35是dalas生产的实时时钟（RTC）芯片，本程序（在EP2C8Q208C8N上调试通过）在fpga上构建I2C接口于此时钟芯片通信。可以在LED上动态实时显示时间。利用本程序也可以改编成高精度实时时间测量的程序-ds32c35 is produced by dalas real-time clock (RTC) chip, this program (in the EP2C8Q208C8N debugging via) in the fpga built this clock ch
TUP3_clocckh
- 这是一个电子钟程序，采用VHDL开发发，在altera的fpga板上实现。 -This is an electronic clock procedures, using VHDL development hair, altera fpga board implementation.
exercise3
- 用verilog实现dsp与fpga接口的同步设计，其功能包括读写操作及四个功能模块，采用两个fifo实现不同时钟域的地址与数据的转换，在quartus ii11.0环境下运行，运行此程序之前需运行将调用fifo。-Dsp using verilog achieve synchronization with fpga interface design, its features include read and write operations and four functional modul
dcm_1202
- 本程序是基于Xilinx的fpga编程，运用ip核进行时钟的管理，且有测试程序。适合fpga初学者。 -This procedure is based on Xilinx fpga programming, using ip core clock management, and there is the test program. fpga for beginners.