搜索资源列表
-
0下载：
伪随机序列产生器－线性反馈移位寄存器，Verilog HDL 原代码。-Pseudo-random sequence generator- linear feedback shift register, Verilog HDL source code.
-
-
0下载：
synopsys vmm 最新源码，功能更加强大，对IC验证加强支持-synopsys vmm system verilog source code
-
-
0下载：
RC5/RC6 Base加密/解密源码 -RC5/RC6 Base encryption/decipher source code
-
-
0下载：
开源CPU软核8086的源码,波兰版Verilog源码-8086 soft-core CPU revenue source, the Polish version of Verilog source code
-
-
0下载：
这是CRC字符串校验的源码，可对字符串校验后输出校验码-This is the CRC checksum of the source string can be output after the string checksum validation code
-
-
0下载：
Fast and Small Automatic Formatter
for Verilog Source Code
-
-
0下载：
内带3个sha1的C源码。经验证都可用。在我们项目中，已经用于验证SHA1的verilog-With three within the C source code sha1. Experience certificate are available. In our project, has been used to validate SHA1 of verilog
-
-
0下载：
3-DES加密IP核VHDL源码，3次DES流水执行-VHDL source code for 3-DES encryption IP core, pipelined execution
-
-
0下载：
用VHDL求rsa加密系统的密钥D（辗转相除法）-Using VHDL for rsa key encryption system D（Division algorithm）
-
-
0下载：
高级加密标准aes加密算法用fpga实现的Verilog源代码。-Advanced encryption standard aes encryption algorithm using fpga implementation Verilog source code.
-
-
0下载：
DES加密算法的VHDL和VERILOG源程序- Xilinx开源共享61EDA代码工厂-DES encryption algorithm of VHDL and VERILOG source code- Xilinx factory open source code sharing 61EDA
-
-
0下载：
its a aes source code in verilog
-
-
0下载：
AES算法中Sbox映射Verilog源代码，采用一一映射的方案，用查找表的方式实现Sbox。转换数据长度为128bit。-Sbox mapping Verilog source code of the AES algorithm, using one to one mapping of the program, using a lookup table to achieve the Sbox table. Convert the data length is 128bit.
-
-
0下载：
蓝牙协议v2.0加解密和认证算法的实现，其中包括C++源代码，以及设计文档和相关参考资料，以及硬件实现的verilog代码。-Bluetooth protocol v2.0 encryption and authentication algorithm, which includes C++ source code, and design documents and related reference materials, and hardware implementation verilog
-
-
0下载：
AES verilog source code working well very easy to understand!! Enjoy!
-
-
0下载：
This a 8051CPU core with Jtag, inclue all source code by verilog.-This is a 8051CPU core with Jtag, inclue all source code by verilog.
-
-
1下载：
AES加解密Verilog HDL源代码，具体的算法参照相关书籍，里面含有testbench-AES encryption and decryption Verilog HDL source code, reference books specific algorithm, which contains testbench
-
-
0下载：
使用verilog的128位aes加密源程序-Use verilog of 128 aes encryption source code
-
-
1下载：
verilog实现des的加密解密源代码-verilog realization of des encryption and decryption source code
-
