搜索资源列表
prbsforip
- 本文设计了一种简捷而又高效的伪随机序列产生方法，最后通过统计对比，说名这种方法产生的随机序列不仅周期长 还具有两好的随机特性-This paper designed a simple and efficient method for the selection of pseudo-random sequence, and finally through statistical comparison, saying that this method of random sequence gen
Pseudo-Random_Bit_Sequence_Generator_by_FPGA
- A spatiotemporal chaotic map is digitized to develop a highly paralleled PRBS generator that accommodates to FPGA (Field Programmable Gate Array) implementation in present paper.
p15_gen4
- VHDL module for parallel (4bits) PRBS 2E15-1 generation
PRBS
- PRBS - Generator and Receiver
prbs
- 伪随机二进制序列发生器的Verilog源码，带测试文件，并在FPGA开发板上成功验证-Pseudo-random binary sequence generator Verilog source code, with a test file, and successfully verified in FPGA development board
jk
- Different vhdl programs are like jk flip flops, conters,prbs generator,multiplier,8-bit adder are uploaded
PRBS
- Documents about VHDL
prbs-FPGA
- 。本文 给出了基于线性反馈移位寄存器电路，并结合FPGA 的特有结构，设计了一种简捷而又高效的伪随机序列产生方法。-. In this paper, based on linear feedback shift register circuit, combined with the unique structure of the FPGA, the design of a simple and efficient method for pseudo-random sequence.
prbs_suite_latest.tar
- is the implementation of PRBS
lfsr
- simple PRBS generator using verilog hdl
PRBS
- 代码是伪随机数生成和检测的模块，用于通信行业的FPGA编程。包括VHDL和Verilog两种语言的版本。用于做接口测试。-This module generates or check a PRBS pattern.
prbs_loop
- PRBS生成模块，已经在Xilinx V6上验证，可以在156.25M下跑。-PRBS generation module has been verified on the Xilinx the V6, you can run in 156.25M.
prbs
- 高速并行数据伪随机化模块，包括发送侧的随机化和接收侧的去随机化，以及测试模块-High-speed parallel pseudo-random data modules, including randomized and receive side of sending side to randomization, and the test module
hdl
- Verilog code for the PRBS generator, checker and analyzer.-Verilog code for the PRBS generator, checker and analyzer.
data_gen
- 产生随机的prbs序列。用于receiver的测试。误码率的测试等待-Generates random prbs sequence. For receiver testing. BER test wait
prbs
- verilog 格式的prbs数据。可以用于对发射机和接收机的误码率的测试-verilog format prbs data. Can be used for the testing of the transmitter and receiver BER
prbs
- 伪二进制随机码的产生，在fpga上已经验证-Pseudo-random binary code generation
HWL_PRBS_GEN
- Efficient Shift Registers, LFSR Counters, and Long Pseudo-Random Sequence Generators. PRBS. Verilog language