搜索资源列表
-
3下载：
verilog程序，实现了（2，1，4）卷积码编码，和基于回溯算法的维特比译码器-verilog program to achieve the (2,1,4) convolutional code encoding, and algorithm based on the back of the Viterbi decoder
-
-
0下载：
用VHDL语言设计维特比 解码器 是VHDL原代码用ModelSim XE III 6.3c软件实现仿真-Language Design with VHDL Viterbi decoder is the VHDL source code with ModelSim XE III 6.3c software simulation
-
-
0下载：
Viterbi译码器的FPGA实现代码,来在国外大学论坛.-Viterbi decoder implementation of the FPGA code to the Forum at foreign universities.
-
-
0下载：
paper format that includes Viterbi Decoder complete VHDL code for the document. Nh format paper format that include s Viterbi Decoder complete VHDL code for the document. Nh format paper format that includes Viterbi Decoder complete VHDL code for the
-
-
0下载：
vhdl code for viterbi decoder
-
-
1下载：
verilog code for viterbi encoder and decoder
-
-
0下载：
this codes are for convolution encoder and Viterbi decoder synthesis and implementation.
-
-
0下载：
Vetrbi decoder VHDL code
-
