搜索资源列表
newViterbi217
- 基于IEEE802.11n标准,采用verilog语言设计的(2,1,7)卷积码viterbi译码器,支持1/2,2/3,3/4,5/6四种码率的译码,以测试无误-IEEE802.11n standard Verilog language design (2,1,7) convolutional code viterbi decoder support 1/2, 2/3, 3/4, 5/6 four bit rate decoding to test and correct
Conv_encodeaaViterbi_decode
- 卷积编码,QAM解调器的软比特信息输入viterbi译码器进行软判决译码。-Convolution coding, the soft bit information QAM demodulator input viterbi decoder and soft decision decoding.