搜索资源列表
PLLdesign
- This document includes the statements on the basics of Phase Lock Loop problems, control, and design methods.
PLL-phase-lock-loop-application
- 锁相环PLL原理与应用，锁相环PLL原理与应用-PLL phase lock loop principle and application
A-novel-algorithm-implementing-PLL
- 设计了一种新颖的三相锁相环的设计算法，可以用于不平衡电压的相位检测和跟踪。-A modified soft phase lock loop algorithm improving the performance inDynamic phase tracking and detection of unbalanced voltage
EET_2140_Module_14_s08_PLL
- This phase lock loop method the is often used to demodulate FM signals-This is phase lock loop method the is often used to demodulate FM signals
05386026
- In a series of papers in recent years new structures for coherent M-PSK (M-ary Phase Shift Keying) receivers were suggested. These include structures for carrier phase detectors for the carrier PLL (Phase Lock Loop), carrier PLL lock dete
aaa
- 一种全数字时钟数据恢复电路的设计与实现，提出一种改进型超前滞后锁相环法的全数字时钟恢复算法，与同类电路比较，具有数据码率捕获范围宽、捕获时间短的优点。-Clock Date Recovery(CDR)circuit is a important part of data transmission equipment．For the burst data transmission，the traditional phase—lock loop can hardly achieve the re
pll
- A phase-locked loop or phase lock loop (PLL) is a control system that generates an output signal whose phase is related to the phase of an input signal. While there are several differing types, it is easy to initially visualize as an electronic circu
pll
- Phase lock loop presentation
inverters-without-phase-lock-loop
- 不平衡电网下无锁相环三相并网逆变器控制策略-inverters without phase-lock loop