搜索资源列表
doublemult
- 设计了一个双精度浮点乘法器。该器件采用改进的BOO TH 算法产生部分积, 用阵列和 树的混合结构实现对部分积的相加, 同时, 还采用了快速的四舍五入算法, 以提高乘法器的性能。把 设计的乘法器分为4 级流水线, 用FPGA 进行了仿真验证, 结果正确 并对FPGA 实现的时序结果 进行了分析。-Designed a double-precision floating-point multiplier. The device uses an improved algorithm fo
ripple-carry-array-mult
- Ripple carry array multiplier design in verilog HDL
carrysave-array-mult
- Carry save array multiplier design in verilog HDL
latch
- Abstract—Power is becoming a precious resource in modern VLSI design, even more so than area. This paper proposes a novel architecture for modular, scalable &reusable hybrid constant co-efficient multiplier (KCM) circuit. Comparison is made b
mTable2
- 这是一个普通的乘数表,然而最主要目的是用来让初学者认识2D array的概念。-This is a multiplier table and the purpose is to allow beginners how to use 2D array.