搜索资源列表
-
0下载：
Booth multiplier written in verilog
-
-
0下载：
This a baugh-wooley multiplier verilog code-This is a baugh-wooley multiplier verilog code
-
-
0下载：
VHDL verilog 乘法器异步清零-VHDL verilog multiplier Asynchronous Clear
-
-
0下载：
Vedic multiplier design in Verilog HDL
-
-
0下载：
Ripple carry array multiplier design in verilog HDL
-
-
0下载：
Carry save array multiplier design in verilog HDL
-
-
0下载：
这是一个16位乘法器Verilog程序，包括有符号位和无符号位乘法器-This is a 16-bit multiplier Verilog program, including the sign bit and no sign bit multiplier
-
-
0下载：
详细介绍了给予Verilog的乘法器设计过程。-Details the the multiplier given Verilog design process.
-
-
0下载：
最长的那个句子，求sum的赋值语句就是FIR滤波器的计算过程，将二进制乘法转化为移位运算。对于小数点后的乘数是向左移，小数点前的乘数是往右移位。
-The longest sentence, find the sum of the assignment statement is the calculation of the FIR filter, the binary multiplication into shift operation. Multiplier after the deci
-
-
0下载：
这是一个比较大的数字逻辑电路的verilog代码，具有版权保护，可以实现多输入乘法器。-This is a relatively large verilog code digital logic circuits, with copyright protection, you can achieve multiple-input multiplier.
-
-
0下载：
布斯乘法器，采用verilog语言实现 经过modelsim仿真-Booth multiplier using verilog language through modelsim simulation
-
-
0下载：
32 bit boodth multiplier designed using verilog code
-
-
0下载：
Abstract—Power is becoming a precious resource in
modern VLSI design, even more so than area. This paper
proposes a novel architecture for modular, scalable &reusable
hybrid constant co-efficient multiplier (KCM) circuit.
Comparison is made b
-
-
0下载：
几种常见的乘法器的verilog代码，已经试过可用-some kinds of multiplier for verilog, it is useful
-
-
0下载：
The vedic multiplier is used perform 16 bit multiplication using urdhva tiryakbhyam sutra. this produces the results with high speed and utilizes low power which is most efficient for the real time processors.
-
-
0下载：
Wallace nultiplier design using 3-2 compressor based on universal gates. verilog HDL is used to design this multiplier
-
