搜索资源列表
-
0下载：
经典计算机体系结构RISC8的源代码（Verilog），包括CPU、内存、寄存器等的实现-classic computer architecture RISC8 the source code (Verilog), including CPU, memory, such as the realization Register
-
-
0下载：
verilog source code for uart design
-
-
0下载：
xilinx hdmi tx rx verilog code datasheet
-
-
1下载：
对DDR控制器的FPGA实现及其代码和参考注释-verilog source code written to read and write DDR
-
-
0下载：
基于ISE 用verilog编写的uart串口通信源码-Based on the ISE written in verilog uart serial communication source code
-
-
0下载：
文档给出了verilog数字系统设计的6个实践项目的详细设计过程，包括设计思路、顶层设计和各个模块设计的源码和详细说明-The document gives 6 verilog digital system design practice project detailed design process, including source code and a detailed descr iption of the design ideas, the top-level design and m
-
-
0下载：
本书介绍了大量的经典的FPGA开发实例，并附有源代码，是一本很难得外文书籍。-This book presents a classic instance of the FPGA development, together with the source code, it is difficult to get a foreign language books.
-
-
0下载：
这篇文档主要是描述了fifo的作用，里面有用verilog写的源码，及其综合后的结果-This document mainly describes the role of the FIFO inside useful verilog to write source code, and its consolidated results
-
-
0下载：
DDS设计的源代码 用于生成高精度的DDS程序 VERILOG-VERILOG DDS DDS program design source code used to generate high-precision
-
-
0下载：
本程序为捷变频信号的verilog源代码设计实现的仿真，并含有相应捷变频信号在MATLAB仿真的结果-The procedure for the Czech Republic converted signal verilog source code design and implementation of the simulation, and the Czech Republic frequency signal containing the corresponding simulation
-
-
0下载：
In this homework, you will need to compile and simulate a System Verilog program
(constraint_mode_ex.sv) which implements multiple constrained-random test. A more detailed descr iption of the program can be found below:
-
