搜索资源列表
基于FPGA的直接数字频率合成器（dds）设计
- 基于FPGA的直接数字频率合成器（dds）设计 （源程序）,FPGA-based direct digital synthesizer (dds) design (source code)
dds
- 基于FPGA的dds设计，本程序采用verilog HDL语言编写，使用dds+Pll倍频-The dds-based FPGA design, the procedures used verilog HDL language, the use of dds+ Pll frequency
dds
- 基于FPGA的双路可移相任意波形发生器 Altera中国大学生电子设计文章竞赛获奖作品刊登-FPGA-based dual phase shifter can be arbitrary waveform generator Altera China Undergraduate Electronic Design Contest winning entries published articles
dds
- 基于dds技术的函数波形发生器设计，适合用fpga设计波形发生器用-Based on dds technology function waveform generator design, suitable for FPGA design with Waveform Generator
dds
- 基于verilog的dds设计，已经经过调试，可直接使用-dds of verilog-based design, has been testing can be used directly
dds_mine
- 这是基于verilog的dds系统设计，比较简单，希望对大家有用-This is based on verilog for dds system design, relatively simple, hope for all of us! ! !
dds__FPGA
- 基于FPGA的dds信号发生器设计，包含Quartus 的工程，打开即可使用，verilog 语言编写！-The dds signal generator based on FPGA design, including the Quartus project, open to use, verilog language! 朗读 显示对应的拉丁字符的拼音 字典- 查看字典详细内容
design_dds_based_on_verilog
- 基于verilog hdl 的dds设计-The dds-based design of verilog hdl
dds
- 基于verilog HDL的dds设计与仿真-verilog HDL-based design and simulation of dds
dds-frequency-synthesizer
- 本文主要讨论了verilog语言的基于dds的波形发生器的设计。从设计要求入手，本文给出了dds的详细设计过程，包括各个模块的设计思想，电路图，verilog语言程序代码。其大致思想为通过频率控制字和相位控制字去控制正弦函数的ROM存储表的地址并对应着得到其幅度值，最终达到输出需要波形的目的。-This paper mainly discusses the design of the verilog language, the dds-based waveform generator. Star
dds
- 基于verilog的dds设计验证与仿真源代码，在quartus上实现，下载仿真成功-Based on the the the verilog dds design verification and simulation of the source code, in quartus download simulation success
dds
- 基于fpga的dds详细设计方案 verilog语言 正弦计算器则对该相位值计算数字化正弦波幅度（芯片一般通过查表得到）。dds芯片输出的一般是数字化的正弦波，因此还需经过高速D/A转换器和低通滤波器才能得到一个可用的模拟频率信号。-Direct Digital Synthesizer base on fpga use verilog Sine calculator to calculate the value of the digital phase sine wave amplitu
eetop.cn_dds
- 基于verilog的dds设计,内附代码,仿真环境等说明-the dds design based on verilog
dds
- FPGA基于FPGA的dds设计verilog程序-FPGA dds project verilog procedure
vftvdr
- 基于FPGA的dds信号发生器设计，包含Quartus 的工程，打开即可使用，verilog 语言编写！-The dds signal generator based on FPGA design, including the Quartus project, open to use, verilog language! 朗读 显示对应的拉丁字符的拼音 字典- 查看字典详细内容-FPGA design, including the Quartus project, open to use, Ve
sin
- 能够实现正弦波的输出以及通过频率控制字与相位控制字控制正弦波的相位与频率。(The output of the sine wave can be realized and the phase and frequency of the sine wave can be controlled by two control words.)
dds(1)
- 基于dds的信号发生器设计。dds,FPGA,verilog。(Design of signal generator based on dds.dds,FPGA,verilog.)
dds
- 基于FPGA的dds正弦信号设计，文件中有源代码(Design of dds based on FPGA)
ex_dds
- 基于verilog语言实现dds（数字频率合成器）的设计，有完整的工程设计代码和仿真脚本(verilog language based on dds (digital frequency synthesizer) design, there is a complete engineering design code and simulation scr ipts)
dds
- 基于dds的信号源设计（包括三角波、正弦波、方波）(Design of signal source based on dds)