当前位置：
首页 资源下载
搜索资源 - State machine design
搜索资源列表
-
0下载：
有限状态机的设计——LCD显示控制实验，用VHDL编写程序，整片报告,Finite state machine design- LCD display control experiments, using VHDL programming, the whole report
-
-
0下载：
状态机，独热码实验，简单的Verilog语言设计For NJU，简单易行-State machine, one-hot code experiment, a simple Verilog language design For NJU, simple
-
-
1下载：
有限状态机工作原理、设计方法、步骤等精要说明-Finite state machine working principle, design method, such as Essentials of steps to explain
-
-
0下载：
状态机设计的苦干个不错的例子，ＶＨＤＬ语言编写，相信会对verilog的学习者有帮助-State machine design a good example of hard work, VHDL language.Ｉthink it will help verilog learners
-
-
0下载：
各种有限状态机的设计。
VHDL源代码。
-All kinds of finite state machine design. VHDL source code.
-
-
0下载：
含有各类寄存器，AD和DA转换器，各种算法，有限状态机，还些许组合逻辑电路设计代码-Containing various types of registers, AD and DA converters, a variety of algorithms, finite state machine, but also some combinational logic circuit design code
-
-
0下载：
Designing a synchronous finite state machine (FSM) is a common task for a digital
logic engineer. This paper discusses a variety of issues regarding FSM design using
Synopsys Design Compiler. Verilog and VHDL coding styles are presented, and
-
-
0下载：
finite state machine design
-
-
0下载：
verilog语言编写的高效状态机设计，值得好好学习一下-verilog language efficient state machine design, it is well to study the
-
-
0下载：
状态机是逻辑设计的重要内容，状态机的设计水平直接反应工程师的逻辑功底，所以许
多公司的硬件和逻辑工程师面试中，状态机设计几乎是必选题目。本章在引入状态机设计思想的基础上，重点讨论如何写好状态机。-State machine is an important part of logic design, state machine design engineers a direct response to the logic level of skills, so the company s ha
-
-
0下载：
状态机序列检测器设计，包含程序在内，该程序是检测1101-Sequence detection state machine design, including the program included, the program is to test 1101
-
-
0下载：
Verilog and VHDL状态机设计，内含源代码，希望对大家有所帮助。-Verilog and VHDL state machine design, including source code, we want to help.
-
-
0下载：
状态机实现序列检测器的设计，了解一般状态机的设计与应用-State machine to implement sequence detector design, understand the general state machine design and application
-
-
0下载：
FPGA状态机设计中的问题，怎样写好三段式状态机，对于FPGA设计者很好的资料-FPGA state machine design issues, how to write a three-state machine, very good information for FPGA designers
-
-
0下载：
Verilog三段式状态机.pdf
Verilog时序电路及状态机设计.ppt
Verilog有限状态机设计.ppt
状态机.ppt
用状态机原理进行软件设计.pdf
有限状态机.pdf
有限状态机.ppt
状态机原理及用法.pdf
对状态机初学者有帮助。
-Verilog three-state machine the pdf Verilog Sequential Circuits and the state machine design. Ppt Veri
-
-
0下载：
VHDL语言 有限状态机交通灯的设计 有限状态机设计部分-VHDL language finite state machine design of traffic lights finite state machine design part
-
-
0下载：
状态机设计-英文-如何编写状态机-case-State machine design techniques for Verilog and VHDL
-
-
0下载：
FPGA state machine design.
-
-
0下载：
一个简单的用verilog实现的售货机状态机设计，内有word介绍设计的原理-A simple realization of a vending machine with verilog state machine design, there are design principles introduced word
-
-
0下载：
单片机有限状态机的设计技术相关文章资料，状态机设计可以降低循环时间-finite state machine design technongy
-
« 12
3
4
5
6
7
8
9
10
...
14
»
