CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 搜索资源 - clock data recovery

搜索资源列表

  1. 5B6B

    0下载:
  2. FPGA的5B6B编译码器的设计代码可以编译而且有波形图 -5B6B code is used in fiber optic digital communication systems a more extensive line pattern! Data are 5B6B encoding and conversion, and string after the fiber transmission, serial code sequences in continuous bit 0 or b
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-02
    • 文件大小:603.43kb
    • 提供者:邓小虎
  1. shift

    1下载:
  2. E1接收部分主要功能是实现从输入的差分线路数据中恢复出2.048M线路时钟并将数据解码输出。包括解码和线路时钟恢复两模块。-E1 to receive some of the major functions of the difference from the input data lines to recover a clock and data lines 2.048M decoder output. Including decoding and clock recovery circuit
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-07
    • 文件大小:86.65kb
    • 提供者:liusen
  1. 5b6b

    0下载:
  2. 5B6B码是光纤数字通信系统中使用比较广泛的一种线路码型! 数据经过5B6B编码和并串转换后在光纤上传输,串行码序列中连续的比特0或比特1的长度不超过5,数据在0和1之间变换的密度很高,并具有直流平衡的特性,有利于接收电路和时钟恢复电路的设计。-5B6B code is used in fiber optic digital communication systems a more extensive line pattern! Data are 5B6B encoding and conver
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-06
    • 文件大小:3.09kb
    • 提供者:王彬
  1. SERDES

    2下载:
  2. 基于Verilog的串并转换器的设计与实现,采用两种不同的方案来实现串并和并串转换的功能,并用ISE软件仿真以及chipscope的调试-Verilog-based serial and parallel converter design and implementation of two different programs to achieve the string and and and string conversion functions, and use the ISE softwa
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2015-07-28
    • 文件大小:767kb
    • 提供者:陈凯
  1. xapp250

    1下载:
  2. xilinx 关于时钟数据恢复中的源代码-xilinx on the clock and data recovery in the source code
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-16
    • 文件大小:12.42kb
    • 提供者:MML
  1. Up_timingBYM

    0下载:
  2. A timing error detector for Communication systems with simulink. # Required versions Matlab 5.2.1, Simulink 2.2.1 # File descr iption 1. ti_det1.m (simulink version 5.2.1) An s-function to be used for timing detector. For detailed i
  3. 所属分类:matlab

    • 发布日期:2017-04-02
    • 文件大小:152.86kb
    • 提供者:juyayayo
  1. qpsk_fast_symbol

    0下载:
  2. matlab代码实现一个快速时钟恢复的代码,这里可以看到一个具体的clock and data recovery的例子-it is about clock and data recovery,is a very useful tools to simulate the problems in communication!
  3. 所属分类:matlab

    • 发布日期:2017-04-04
    • 文件大小:11.95kb
    • 提供者:naxieshijian
  1. 6.25g_dfe

    0下载:
  2. 高速数字传输技术, 时钟提取,均衡,高速采样 -high speed serdes, clock and data recovery, equalization, high-speed sampling
  3. 所属分类:Communication

    • 发布日期:2017-04-17
    • 文件大小:432.79kb
    • 提供者:wai park
  1. sorna_agc_serdes

    1下载:
  2. 高速数字传输技术, 时钟提取,决策反馈均衡,高速采样, -high speed serdes, clock and data recovery, decision feedback-equalization, high-speed sampling
  3. 所属分类:Communication

    • 发布日期:2017-04-04
    • 文件大小:332.02kb
    • 提供者:wai park
  1. xapp224datarecovery

    0下载:
  2. Data recovery allows a receiver to extract embedded clock data from an incoming data stream. The receiver usually extracts the data from the incoming clock/data stream and then moves this data into a separate clock domain. Sometimes, the receiver
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-02
    • 文件大小:67.12kb
    • 提供者:jia
  1. aromafm-1.91-(1)

    0下载:
  2. Aroma is a file manager can work with Android devices on Recovery Mode like Clock World Mode CWM that can recover deleted data.
  3. 所属分类:android

    • 发布日期:2016-01-27
    • 文件大小:1.37mb
    • 提供者:Mohammad
  1. aaa

    0下载:
  2. 一种全数字时钟数据恢复电路的设计与实现,提出一种改进型超前滞后锁相环法的全数字时钟恢复算法,与同类电路比较,具有数据码率捕获范围宽、捕获时间短的优点。-Clock Date Recovery(CDR)circuit is a important part of data transmission equipment.For the burst data transmission,the traditional phase—lock loop can hardly achieve the re
  3. 所属分类:Project Design

    • 发布日期:2017-04-25
    • 文件大小:237.61kb
    • 提供者:赵杰
  1. SerDes

    1下载:
  2. 12.5 Gb/s半速率时钟数据恢复电路(CDR)的 设计及6.25Gb/s SerDes接收芯片的系统集成,设计工艺均为TSMC 0.189in CMOS工艺。-aspects:Design of Half-rate 1 2.5 Gb/s Clock Data Recovery (CDR)and Integration of 6.25Gb/s SerDes receiver.Both are realized in TSMC 0.1 89m CMOS process.
  3. 所属分类:Development Research

    • 发布日期:2017-05-30
    • 文件大小:11.77mb
    • 提供者:梧桐雨
  1. cdr

    3下载:
  2. 数据时钟恢复,采样8倍率高频时钟进行数据时钟恢复。已通过Modelsim仿真-Data and clock recovery, sampling 8 times the rate of high frequency clock for clock and data recovery. Have been through the Modelsim simulation
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-11
    • 文件大小:1kb
    • 提供者:王明明
  1. OpenClose_CDR

    0下载:
  2. 提供Agilent N4906设备的快速打开、关闭时钟数据恢复CDR的源码。-Agilent N4906 provides equipment to quickly open and close the clock data recovery CDR source.
  3. 所属分类:LabView

    • 发布日期:2017-04-29
    • 文件大小:7.51kb
    • 提供者:方芳
搜珍网 www.dssz.com