当前位置：
首页 资源下载
搜索资源 - serial multiplier verilog
搜索资源列表
-
0下载：
用VERILOG HDL 语言实现一个8位串行乘法器-VERILOG HDL language with an 8-bit serial multiplier
-
-
0下载：
RobustVerilog generic FIR filter
In order to create the Verilog design use the run.sh scr ipt in the run directory (notice that the run scr ipts calls the robust binary (RobustVerilog parser)).
The filter can be built according to 3 differe
-
-
0下载：
We present elliptic curve cryptography (ECC) coprocessor,
which is dual-field processor with projective
coordinator. We have implemented architecture for scalar
multiplication, which is key operation in elliptic curve
cryptography. Our coproc
-
-
0下载：
Verilog code for modified serial multiplier
-
-
0下载：
Serial parallel multiplier verilog design source code
-
-
0下载：
用verilog HDL语言实现一个8位串行乘法器-An 8-bit serial multiplier with Verilog HDL language
-
-
0下载：
实现8*8串行乘法器的verilog源代码，经过调试的哦！-8* 8 serial multiplier verilog source code, after debugging Oh!
-
-
0下载：
Bit serial Multiplier
-
-
0下载：
FPGA用verilog实现串口和电脑的字符串以及单字符精准无误通信，即通过电脑向FPGA发送任一长度数据，FPGA返回PC相同的数据。波特率为9600，本例程为了得到精准的波特率使用了50M时钟的3倍频，测试可用，如有不明的地方，可以给我留言-FPGA implementation using verilog string and the computer serial port and single-character accurate communication, 9600, FPGA u
-
