当前位置：
首页 资源下载
搜索资源 - verilog multiplier
搜索资源列表
-
0下载：
Booth multiplier written in verilog
-
-
0下载：
用Verilog直接完成倍频的算法,经过了quartus8.0的时序仿真-Verilog multiplier used directly to complete the algorithm, as a result of timing simulation quartus8.0
-
-
0下载：
verilog语言例题集锦
包含加法器，乘法器，串并转换器等verilog源代码-Example Collection contains verilog language adder, multiplier, and converters, such as string verilog source code
-
-
0下载：
Verilog hdl语言 常用乘法器设计，可使用modelsim进行仿真-Verilog hdl language commonly used multiplier design, can use the ModelSim simulation
-
-
0下载：
基于verilog的booth算法的乘法器-Based on the booth algorithm verilog multiplier
-
-
0下载：
verilog 写的两种方式的乘法器 不错!-Verilog write the multiplier in two ways good!
-
-
0下载：
Verilog hdl语言 伽罗华域GF（q）乘法器设计，可使用modelsim进行仿真-Language Verilog hdl Galois field GF (q) multiplier design, can use the ModelSim simulation
-
-
0下载：
由verilog编写的乘法器，通过两个文件的调用实现。由于子模块的调用使得程序简化了许多。-Prepared by the Verilog multiplier, through the realization of the two documents call. As the sub-modules to simplify the procedure call makes a lot.
-
-
1下载：
FPGA开发板配套Verilog HDL代码。芯片为Mars EP1C6F。是基础实验的源码。包括加法器、减法器、乘法器、多路选择器等。-FPGA development board supporting Verilog HDL code. Chips for the Mars EP1C6F. Are the basic source experiment. Including the adder, subtraction, and multiplier, such as MUX.
-
-
0下载：
It s a design of a 4*4 multiplier based on Verilog, using Xilinx ISE.
-
-
0下载：
verilog implementation of the floating point multiplier
-
-
0下载：
8x8 bit multiplication verilog code
-
-
1下载：
介绍了一种64位子字并行乘法器的设计。根据不同的操作模式可以完成普通模式操作即64bit*64bit乘法操作，又可完成子字并行操作模式，即4个16bit*16bit乘法操作。-Introduced a 64-seat word parallel multiplier design. Depending on the operating mode Normal mode operation can be done that 64bit* 64bit multiplication operation
-
-
0下载：
时序乘法器，verilog编写，速度慢，但消耗资源少，时钟沿到来时，输入/输出1bit数据-Sequential multiplier, verilog written, slow, but consume fewer resources, the clock edge arrives, the input/output 1bit data
-
-
0下载：
1 采用正弦波，方波进行同步调制，实现调制信号、已调信号、解调信号的波形、频谱以及解调器输入输出信噪比的关系。
2 采用Verilog语言编写有符号的五位乘法器
3 实现数字与模拟调制-A sine wave, square wave synchronous modulation to achieve the modulation signal, the modulated signal, the demodulated signal waveform, spectrum and sig
-
-
0下载：
实现verilog16位乘法器，verilog新手(achieve 16-bit multiplier)
-
-
0下载：
verilog四则运算，包括加法器、乘法器、除法器，不过都是拾人牙慧，整理一下，供新手参考。(Verilog four operations, including the adder, multiplier and divider, but are written, tidy, for novice reference.)
-
-
0下载：
里面包括乘法器等多个verilog编码整理，大多数的编码应该都在内(It includes multiple Verilog coding collation, such as multiplier, and most of the codes should be included)
-
-
0下载：
code for "booth multiplier" using verilog
-
-
0下载：
reversible logic is mainly used to achieve low power. peres gate HUG gate is used to design a vedic multiplier. reversible gate we can give n numbers of input and we can get n number of output
-
« 12
3
4
5
6
7
8
9
10
...
14
»
