文件名称:fpga_coder_module
-
所属分类:
- 标签属性:
- 上传时间:2008-10-13
-
文件大小:1.24mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
本人编写的FPGA光电编码器输入模块,没有实验,但仿真基本实现,希望有参考价值.-FPGA optical encoder input module, there is no experimental, but simulation technology, hope to have reference value.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
fpga编码器输入接口模块/F4.bdf
fpga编码器输入接口模块/speed_code.TXT.bak
fpga编码器输入接口模块/speed_code.TXT
fpga编码器输入接口模块/Code_FD.bdf
fpga编码器输入接口模块/LATCH1/LATCH1.qpf
fpga编码器输入接口模块/LATCH1/LATCH1.qsf
fpga编码器输入接口模块/LATCH1/LATCH1.map.eqn
fpga编码器输入接口模块/LATCH1/LATCH1.map.rpt
fpga编码器输入接口模块/LATCH1/LATCH1.flow.rpt
fpga编码器输入接口模块/LATCH1/LATCH1.map.summary
fpga编码器输入接口模块/LATCH1/LATCH1.fit.eqn
fpga编码器输入接口模块/LATCH1/LATCH1.pin
fpga编码器输入接口模块/LATCH1/LATCH1.fit.rpt
fpga编码器输入接口模块/LATCH1/LATCH1.fit.summary
fpga编码器输入接口模块/LATCH1/LATCH1.asm.rpt
fpga编码器输入接口模块/LATCH1/LATCH1.tan.summary
fpga编码器输入接口模块/LATCH1/LATCH1.tan.rpt
fpga编码器输入接口模块/LATCH1/LATCH1.done
fpga编码器输入接口模块/LATCH1/LATCH1.vwf
fpga编码器输入接口模块/LATCH1/LATCH1.sim.rpt
fpga编码器输入接口模块/LATCH1/LATCH1.qws
fpga编码器输入接口模块/LATCH1/cmp_state.ini
fpga编码器输入接口模块/LATCH1/LATCH1_assignment_defaults.qdf
fpga编码器输入接口模块/LATCH1/LATCH1.sof
fpga编码器输入接口模块/LATCH1/LATCH1.pof
fpga编码器输入接口模块/LATCH1/LATCH1.bsf
fpga编码器输入接口模块/LATCH1/Code_FD.bdf
fpga编码器输入接口模块/LATCH1/LATCH1.v.bak
fpga编码器输入接口模块/LATCH1/LATCH1.v
fpga编码器输入接口模块/LATCH1/db/LATCH1.db_info
fpga编码器输入接口模块/LATCH1/db/LATCH1.map.qmsg
fpga编码器输入接口模块/LATCH1/db/LATCH1.fit.qmsg
fpga编码器输入接口模块/LATCH1/db/LATCH1.sim.qmsg
fpga编码器输入接口模块/LATCH1/db/LATCH1.(0).cnf.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.hif
fpga编码器输入接口模块/LATCH1/db/LATCH1.psp
fpga编码器输入接口模块/LATCH1/db/LATCH1_cmp.qrpt
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp.qrpt
fpga编码器输入接口模块/LATCH1/db/LATCH1.cbx.xml
fpga编码器输入接口模块/LATCH1/db/LATCH1.sim.hdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.rtlv_sg_swap.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.hier_info
fpga编码器输入接口模块/LATCH1/db/LATCH1.(0).cnf.hdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.sim.vwf
fpga编码器输入接口模块/LATCH1/db/LATCH1.rtlv_sg.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.dbp
fpga编码器输入接口模块/LATCH1/db/LATCH1.rtlv.hdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.map.logdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.pre_map.hdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.sim.rdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.pre_map.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.sgdiff.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.syn_hier_info
fpga编码器输入接口模块/LATCH1/db/LATCH1.asm.qmsg
fpga编码器输入接口模块/LATCH1/db/LATCH1.tan.qmsg
fpga编码器输入接口模块/LATCH1/db/LATCH1.sgdiff.hdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.rpp.qmsg
fpga编码器输入接口模块/LATCH1/db/LATCH1.sld_design_entry_dsc.sci
fpga编码器输入接口模块/LATCH1/db/LATCH1.map.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.map.hdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.sgate.rvd
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp.logdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.sgate_sm.rvd
fpga编码器输入接口模块/LATCH1/db/LATCH1.eco.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.signalprobe.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1_sim.qrpt
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp2.ddb
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp.hdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp.tdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.eds_overflow
fpga编码器输入接口模块/LATCH1/db/LATCH1.asm_labs.ddb
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp.rdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.sim.qrpt
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp0.ddb
fpga编码器输入接口模块/LATCH1/db/LATCH1.sld_design_entry.sci
fpga编码器输入接口模块/LATCH1/db
fpga编码器输入接口模块/LATCH1/talkback/LATCH1.map.talkback.xml
fpga编码器输入接口模块/LATCH1/talkback/LATCH1.fit.talkback.xml
fpga编码器输入接口模块/LATCH1/talkback/LATCH1.asm.talkback.xml
fpga编码器输入接口模块/LATCH1/talkback/LATCH1.tan.talkback.xml
fpga编码器输入接口模块/LATCH1/talkback/LATCH1.sim.talkback.xml
fpga编码器输入接口模块/LATCH1/talkback/LATCH1.rpp.talkback.xml
fpga编码器输入接口模块/LATCH1/talkback
fpga编码器输入接口模块/LATCH1
fpga编码器输入接口模块/F4/F4.qpf
fpga编码器输入接口模块/F4/F4.qsf
fpga编码器输入接口模块/F4/F4.qws
fpga编码器输入接口模块/F4/cmp_state.ini
fpga编码器输入接口模块/F4/F4.bdf
fpga编码器输入接口模块/F4/F4.map.eqn
fpga编码器输入接口模块/F4/F4.map.rpt
fpga编码器输入接口模块/F4/F4.flow.rpt
fpga编码器输入接口模块/F4/F4.map.summary
fpga编码器输入接口模块/F4/F4.fit.eqn
fpga编码器输入接口模块/F4/F4.pin
fpga编码器输入接口模块/F4/F4.fit.rpt
fpga编码器输入接口模块/F4/F4.fit.summary
fpga编码器输入接口模块/F4/F4.asm.rpt
fpga编码器输入接口模块/F4/F4.tan.summary
fpga编码器输入接口模块/F4/F4.tan.rpt
fpga编码器输入接口模块/F4/F4.done
fpga编码器输入接口模块/F4/F4.vwf
fpga编码器输入接口模块/F4/F4.sim.rpt
fpga编码器输入接口模块/F4/F4_assignment_defaults.qdf
fpga编码器输入接口模块/F4/F4.sof
fpga编码器输入接口模块/F4/F4.pof
fpga编码器输入接口模块/F4/F4.bsf
fpga编码器输入接口模块/F4/F4.v
fpga编码器输入接口模块/F4/db/F4.db_info
fpga编码器输入接口模块/F4/db/F4.sim.qmsg
fpga编码器输入接口模块/F4/db/F4.eco.cdb
fpga编码器输入接口模块/F4/db/F4.map.qmsg
fpga编码器输入接口模块/F4/db/F4.cmp.rdb
fpga编码器输入接口模块/F4/db/F4.sld_design_entry.sci
fpga编码器输入接口模块/F4/db/F4.cmp.qrpt
fpga编码器输入接口模块/F4/db/F4.cbx.xml
fpga编码器输入接口模块/F4/db/F4.hif
fpga编码器输入接口模块/F4/db/F4.(0).cnf.cdb
fpga编码器输入接口模块/F4/db/F4.(0).cnf.hdb
fpga编码器输入接口模块/F4/db/F4.hier_info
fpga编码器输入接口模块/F4/db/F4.pre_map.cdb
fpga编码器输入接口模块/F4/db/F4.map.logdb
fpga编码器输入接口模块/F4/db/F4.rtlv.hdb
fpga编码器输入接口模块/F4/db/F4.rtlv_sg.cdb
fpga编码器输入接口模块/F4/db/F4.rtlv_sg_swap.cdb
fpga编码器输入接口模块/F4/db/F4.psp
fpga编码器输入接口模块/F4/db/F4.dbp
fpga编码器输入接口模块/F4/db/F4.sgdiff.cdb
fpga编码器输入接口模块/F4/db/F4.syn_hier_info
fpga编码器输入接口模块/F4/db/F4.sgdiff.hdb
fpga编码器输入接口模块/F4/db/F4.fit.qmsg
fpga编码器输入接口模块/F4/db/F4.pre_map.hdb
fpga编码器输入接口模块/F4/db/F4.map.cdb
fpga编码器输入接口模块/F4/db/F4_cmp.qrpt
fpga编码器输入接口模块/F4/db/F4.cmp.logdb
fpga编码器输入接口模块/F4/db/F4.map.hdb
fpga编码器输入接口模块/F4/db/F4.sim.vwf
fpga编码器输入接口模块/F4/db/F4.sim.rdb
fpga编码器输入接口模块/F4/db/F4.eds_overflow
fpga编码器输入接口模块/F4/db/F4.cmp0.ddb
fpga编码器输入接口模块/F4/db/F4.cmp2.ddb
fpga编码器输入接口模块/F4/db/F4.cmp.cdb
fpga编码器输入接口模块/F4/db/
fpga编码器输入接口模块/speed_code.TXT.bak
fpga编码器输入接口模块/speed_code.TXT
fpga编码器输入接口模块/Code_FD.bdf
fpga编码器输入接口模块/LATCH1/LATCH1.qpf
fpga编码器输入接口模块/LATCH1/LATCH1.qsf
fpga编码器输入接口模块/LATCH1/LATCH1.map.eqn
fpga编码器输入接口模块/LATCH1/LATCH1.map.rpt
fpga编码器输入接口模块/LATCH1/LATCH1.flow.rpt
fpga编码器输入接口模块/LATCH1/LATCH1.map.summary
fpga编码器输入接口模块/LATCH1/LATCH1.fit.eqn
fpga编码器输入接口模块/LATCH1/LATCH1.pin
fpga编码器输入接口模块/LATCH1/LATCH1.fit.rpt
fpga编码器输入接口模块/LATCH1/LATCH1.fit.summary
fpga编码器输入接口模块/LATCH1/LATCH1.asm.rpt
fpga编码器输入接口模块/LATCH1/LATCH1.tan.summary
fpga编码器输入接口模块/LATCH1/LATCH1.tan.rpt
fpga编码器输入接口模块/LATCH1/LATCH1.done
fpga编码器输入接口模块/LATCH1/LATCH1.vwf
fpga编码器输入接口模块/LATCH1/LATCH1.sim.rpt
fpga编码器输入接口模块/LATCH1/LATCH1.qws
fpga编码器输入接口模块/LATCH1/cmp_state.ini
fpga编码器输入接口模块/LATCH1/LATCH1_assignment_defaults.qdf
fpga编码器输入接口模块/LATCH1/LATCH1.sof
fpga编码器输入接口模块/LATCH1/LATCH1.pof
fpga编码器输入接口模块/LATCH1/LATCH1.bsf
fpga编码器输入接口模块/LATCH1/Code_FD.bdf
fpga编码器输入接口模块/LATCH1/LATCH1.v.bak
fpga编码器输入接口模块/LATCH1/LATCH1.v
fpga编码器输入接口模块/LATCH1/db/LATCH1.db_info
fpga编码器输入接口模块/LATCH1/db/LATCH1.map.qmsg
fpga编码器输入接口模块/LATCH1/db/LATCH1.fit.qmsg
fpga编码器输入接口模块/LATCH1/db/LATCH1.sim.qmsg
fpga编码器输入接口模块/LATCH1/db/LATCH1.(0).cnf.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.hif
fpga编码器输入接口模块/LATCH1/db/LATCH1.psp
fpga编码器输入接口模块/LATCH1/db/LATCH1_cmp.qrpt
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp.qrpt
fpga编码器输入接口模块/LATCH1/db/LATCH1.cbx.xml
fpga编码器输入接口模块/LATCH1/db/LATCH1.sim.hdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.rtlv_sg_swap.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.hier_info
fpga编码器输入接口模块/LATCH1/db/LATCH1.(0).cnf.hdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.sim.vwf
fpga编码器输入接口模块/LATCH1/db/LATCH1.rtlv_sg.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.dbp
fpga编码器输入接口模块/LATCH1/db/LATCH1.rtlv.hdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.map.logdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.pre_map.hdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.sim.rdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.pre_map.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.sgdiff.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.syn_hier_info
fpga编码器输入接口模块/LATCH1/db/LATCH1.asm.qmsg
fpga编码器输入接口模块/LATCH1/db/LATCH1.tan.qmsg
fpga编码器输入接口模块/LATCH1/db/LATCH1.sgdiff.hdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.rpp.qmsg
fpga编码器输入接口模块/LATCH1/db/LATCH1.sld_design_entry_dsc.sci
fpga编码器输入接口模块/LATCH1/db/LATCH1.map.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.map.hdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.sgate.rvd
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp.logdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.sgate_sm.rvd
fpga编码器输入接口模块/LATCH1/db/LATCH1.eco.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.signalprobe.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp.cdb
fpga编码器输入接口模块/LATCH1/db/LATCH1_sim.qrpt
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp2.ddb
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp.hdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp.tdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.eds_overflow
fpga编码器输入接口模块/LATCH1/db/LATCH1.asm_labs.ddb
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp.rdb
fpga编码器输入接口模块/LATCH1/db/LATCH1.sim.qrpt
fpga编码器输入接口模块/LATCH1/db/LATCH1.cmp0.ddb
fpga编码器输入接口模块/LATCH1/db/LATCH1.sld_design_entry.sci
fpga编码器输入接口模块/LATCH1/db
fpga编码器输入接口模块/LATCH1/talkback/LATCH1.map.talkback.xml
fpga编码器输入接口模块/LATCH1/talkback/LATCH1.fit.talkback.xml
fpga编码器输入接口模块/LATCH1/talkback/LATCH1.asm.talkback.xml
fpga编码器输入接口模块/LATCH1/talkback/LATCH1.tan.talkback.xml
fpga编码器输入接口模块/LATCH1/talkback/LATCH1.sim.talkback.xml
fpga编码器输入接口模块/LATCH1/talkback/LATCH1.rpp.talkback.xml
fpga编码器输入接口模块/LATCH1/talkback
fpga编码器输入接口模块/LATCH1
fpga编码器输入接口模块/F4/F4.qpf
fpga编码器输入接口模块/F4/F4.qsf
fpga编码器输入接口模块/F4/F4.qws
fpga编码器输入接口模块/F4/cmp_state.ini
fpga编码器输入接口模块/F4/F4.bdf
fpga编码器输入接口模块/F4/F4.map.eqn
fpga编码器输入接口模块/F4/F4.map.rpt
fpga编码器输入接口模块/F4/F4.flow.rpt
fpga编码器输入接口模块/F4/F4.map.summary
fpga编码器输入接口模块/F4/F4.fit.eqn
fpga编码器输入接口模块/F4/F4.pin
fpga编码器输入接口模块/F4/F4.fit.rpt
fpga编码器输入接口模块/F4/F4.fit.summary
fpga编码器输入接口模块/F4/F4.asm.rpt
fpga编码器输入接口模块/F4/F4.tan.summary
fpga编码器输入接口模块/F4/F4.tan.rpt
fpga编码器输入接口模块/F4/F4.done
fpga编码器输入接口模块/F4/F4.vwf
fpga编码器输入接口模块/F4/F4.sim.rpt
fpga编码器输入接口模块/F4/F4_assignment_defaults.qdf
fpga编码器输入接口模块/F4/F4.sof
fpga编码器输入接口模块/F4/F4.pof
fpga编码器输入接口模块/F4/F4.bsf
fpga编码器输入接口模块/F4/F4.v
fpga编码器输入接口模块/F4/db/F4.db_info
fpga编码器输入接口模块/F4/db/F4.sim.qmsg
fpga编码器输入接口模块/F4/db/F4.eco.cdb
fpga编码器输入接口模块/F4/db/F4.map.qmsg
fpga编码器输入接口模块/F4/db/F4.cmp.rdb
fpga编码器输入接口模块/F4/db/F4.sld_design_entry.sci
fpga编码器输入接口模块/F4/db/F4.cmp.qrpt
fpga编码器输入接口模块/F4/db/F4.cbx.xml
fpga编码器输入接口模块/F4/db/F4.hif
fpga编码器输入接口模块/F4/db/F4.(0).cnf.cdb
fpga编码器输入接口模块/F4/db/F4.(0).cnf.hdb
fpga编码器输入接口模块/F4/db/F4.hier_info
fpga编码器输入接口模块/F4/db/F4.pre_map.cdb
fpga编码器输入接口模块/F4/db/F4.map.logdb
fpga编码器输入接口模块/F4/db/F4.rtlv.hdb
fpga编码器输入接口模块/F4/db/F4.rtlv_sg.cdb
fpga编码器输入接口模块/F4/db/F4.rtlv_sg_swap.cdb
fpga编码器输入接口模块/F4/db/F4.psp
fpga编码器输入接口模块/F4/db/F4.dbp
fpga编码器输入接口模块/F4/db/F4.sgdiff.cdb
fpga编码器输入接口模块/F4/db/F4.syn_hier_info
fpga编码器输入接口模块/F4/db/F4.sgdiff.hdb
fpga编码器输入接口模块/F4/db/F4.fit.qmsg
fpga编码器输入接口模块/F4/db/F4.pre_map.hdb
fpga编码器输入接口模块/F4/db/F4.map.cdb
fpga编码器输入接口模块/F4/db/F4_cmp.qrpt
fpga编码器输入接口模块/F4/db/F4.cmp.logdb
fpga编码器输入接口模块/F4/db/F4.map.hdb
fpga编码器输入接口模块/F4/db/F4.sim.vwf
fpga编码器输入接口模块/F4/db/F4.sim.rdb
fpga编码器输入接口模块/F4/db/F4.eds_overflow
fpga编码器输入接口模块/F4/db/F4.cmp0.ddb
fpga编码器输入接口模块/F4/db/F4.cmp2.ddb
fpga编码器输入接口模块/F4/db/F4.cmp.cdb
fpga编码器输入接口模块/F4/db/
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.