文件名称:Verilog1C21B21A4_1237797332
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：4.19mb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
Verilog HDL Introduction
1.1 Verilog HDL Introduction
1.2 The basic concept of using the Verilog
1.3 Verilog HDL design concept of modular and hierarchical
1.4 Gate-level design module
1.5 data processing module design
1.6 Behavior Model
1.7 How to use the ModelSim-Verilog HDL Introduction 1.1 Verilog HDL Introduction 1.2 The basic concept of using the Verilog 1.3 Verilog HDL design concept of modular and hierarchical 1.4 Gate-level design module 1.5 data processing module design 1.6 Behavior Model 1.7 How to use the ModelSim
1.1 Verilog HDL Introduction
1.2 The basic concept of using the Verilog
1.3 Verilog HDL design concept of modular and hierarchical
1.4 Gate-level design module
1.5 data processing module design
1.6 Behavior Model
1.7 How to use the ModelSim-Verilog HDL Introduction 1.1 Verilog HDL Introduction 1.2 The basic concept of using the Verilog 1.3 Verilog HDL design concept of modular and hierarchical 1.4 Gate-level design module 1.5 data processing module design 1.6 Behavior Model 1.7 How to use the ModelSim
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Verilog1C21B21A4_1237797332.ppt
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.