- opentrim bmp全色深操作类c++代码
- flashphpup Flash+Php的上傳檔案功能含源代碼有興趣的同好可以學習
- sloveTSPbothcandmatlab 同样是遗传算法 从 c和matlab 两方面解决
- enframe 语音信号为短时平稳信号
- Tutorial-quartes This tutorial is intended to familiarize you with the Altera environment and introduce the hardware description languages VHDL and Verilog.
- variety_programs0203 Programs like Keyword Search
文件名称:uartverilog_xilinx
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:457.83kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
本程序实现了通用异步收发的功能,程序改变自xilinx提供的参考文档,比较完善,读者可以通过程序进一步熟悉通用异步收发的功能。-This procedure implements the UART function, the program changed the reference from the xilinx documentation, more complete, more familiar to readers can be programmed universal asynchronous receiver functions.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
uartverilog_xilinx/db/prev_cmp_uart_xilinx.map.qmsg
uartverilog_xilinx/db/prev_cmp_uart_xilinx.qmsg
uartverilog_xilinx/db/uart_xilinx.(0).cnf.cdb
uartverilog_xilinx/db/uart_xilinx.(0).cnf.hdb
uartverilog_xilinx/db/uart_xilinx.(1).cnf.cdb
uartverilog_xilinx/db/uart_xilinx.(1).cnf.hdb
uartverilog_xilinx/db/uart_xilinx.(2).cnf.cdb
uartverilog_xilinx/db/uart_xilinx.(2).cnf.hdb
uartverilog_xilinx/db/uart_xilinx.asm.qmsg
uartverilog_xilinx/db/uart_xilinx.asm_labs.ddb
uartverilog_xilinx/db/uart_xilinx.cbx.xml
uartverilog_xilinx/db/uart_xilinx.cmp.bpm
uartverilog_xilinx/db/uart_xilinx.cmp.cdb
uartverilog_xilinx/db/uart_xilinx.cmp.ecobp
uartverilog_xilinx/db/uart_xilinx.cmp.hdb
uartverilog_xilinx/db/uart_xilinx.cmp.kpt
uartverilog_xilinx/db/uart_xilinx.cmp.logdb
uartverilog_xilinx/db/uart_xilinx.cmp.rdb
uartverilog_xilinx/db/uart_xilinx.cmp.tdb
uartverilog_xilinx/db/uart_xilinx.cmp0.ddb
uartverilog_xilinx/db/uart_xilinx.cmp2.ddb
uartverilog_xilinx/db/uart_xilinx.cmp_merge.kpt
uartverilog_xilinx/db/uart_xilinx.db_info
uartverilog_xilinx/db/uart_xilinx.eco.cdb
uartverilog_xilinx/db/uart_xilinx.eda.qmsg
uartverilog_xilinx/db/uart_xilinx.fit.qmsg
uartverilog_xilinx/db/uart_xilinx.hier_info
uartverilog_xilinx/db/uart_xilinx.hif
uartverilog_xilinx/db/uart_xilinx.lpc.html
uartverilog_xilinx/db/uart_xilinx.lpc.rdb
uartverilog_xilinx/db/uart_xilinx.lpc.txt
uartverilog_xilinx/db/uart_xilinx.map.bpm
uartverilog_xilinx/db/uart_xilinx.map.cdb
uartverilog_xilinx/db/uart_xilinx.map.ecobp
uartverilog_xilinx/db/uart_xilinx.map.hdb
uartverilog_xilinx/db/uart_xilinx.map.kpt
uartverilog_xilinx/db/uart_xilinx.map.logdb
uartverilog_xilinx/db/uart_xilinx.map.qmsg
uartverilog_xilinx/db/uart_xilinx.map_bb.cdb
uartverilog_xilinx/db/uart_xilinx.map_bb.hdb
uartverilog_xilinx/db/uart_xilinx.map_bb.logdb
uartverilog_xilinx/db/uart_xilinx.pre_map.cdb
uartverilog_xilinx/db/uart_xilinx.pre_map.hdb
uartverilog_xilinx/db/uart_xilinx.rtlv.hdb
uartverilog_xilinx/db/uart_xilinx.rtlv_sg.cdb
uartverilog_xilinx/db/uart_xilinx.rtlv_sg_swap.cdb
uartverilog_xilinx/db/uart_xilinx.sgdiff.cdb
uartverilog_xilinx/db/uart_xilinx.sgdiff.hdb
uartverilog_xilinx/db/uart_xilinx.sld_design_entry.sci
uartverilog_xilinx/db/uart_xilinx.sld_design_entry_dsc.sci
uartverilog_xilinx/db/uart_xilinx.syn_hier_info
uartverilog_xilinx/db/uart_xilinx.tan.qmsg
uartverilog_xilinx/db/uart_xilinx.tis_db_list.ddb
uartverilog_xilinx/db/uart_xilinx.tmw_info
uartverilog_xilinx/db/uart_xilinx_global_asgn_op.abo
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.cmp.atm
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.cmp.dfp
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.cmp.hdbx
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.cmp.kpt
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.cmp.logdb
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.cmp.rcf
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.map.atm
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.map.dpi
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.map.hdbx
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.map.kpt
uartverilog_xilinx/incremental_db/README
uartverilog_xilinx/rcvr.v
uartverilog_xilinx/rcvr.v.bak
uartverilog_xilinx/simulation/modelsim/uart_xilinx.sft
uartverilog_xilinx/simulation/modelsim/uart_xilinx.vo
uartverilog_xilinx/simulation/modelsim/uart_xilinx_modelsim.xrf
uartverilog_xilinx/simulation/modelsim/uart_xilinx_v.sdo
uartverilog_xilinx/txmit.v
uartverilog_xilinx/txmit.v.bak
uartverilog_xilinx/uart.v.bak
uartverilog_xilinx/uart_xilinx.asm.rpt
uartverilog_xilinx/uart_xilinx.done
uartverilog_xilinx/uart_xilinx.dpf
uartverilog_xilinx/uart_xilinx.eda.rpt
uartverilog_xilinx/uart_xilinx.fit.rpt
uartverilog_xilinx/uart_xilinx.fit.smsg
uartverilog_xilinx/uart_xilinx.fit.summary
uartverilog_xilinx/uart_xilinx.flow.rpt
uartverilog_xilinx/uart_xilinx.map.rpt
uartverilog_xilinx/uart_xilinx.map.smsg
uartverilog_xilinx/uart_xilinx.map.summary
uartverilog_xilinx/uart_xilinx.pin
uartverilog_xilinx/uart_xilinx.pof
uartverilog_xilinx/uart_xilinx.qpf
uartverilog_xilinx/uart_xilinx.qsf
uartverilog_xilinx/uart_xilinx.qws
uartverilog_xilinx/uart_xilinx.sof
uartverilog_xilinx/uart_xilinx.tan.rpt
uartverilog_xilinx/uart_xilinx.tan.summary
uartverilog_xilinx/uart_xilinx.v
uartverilog_xilinx/uart_xilinx.v.bak
uartverilog_xilinx/incremental_db/compiled_partitions
uartverilog_xilinx/simulation/modelsim
uartverilog_xilinx/db
uartverilog_xilinx/incremental_db
uartverilog_xilinx/simulation
uartverilog_xilinx
uartverilog_xilinx/db/prev_cmp_uart_xilinx.qmsg
uartverilog_xilinx/db/uart_xilinx.(0).cnf.cdb
uartverilog_xilinx/db/uart_xilinx.(0).cnf.hdb
uartverilog_xilinx/db/uart_xilinx.(1).cnf.cdb
uartverilog_xilinx/db/uart_xilinx.(1).cnf.hdb
uartverilog_xilinx/db/uart_xilinx.(2).cnf.cdb
uartverilog_xilinx/db/uart_xilinx.(2).cnf.hdb
uartverilog_xilinx/db/uart_xilinx.asm.qmsg
uartverilog_xilinx/db/uart_xilinx.asm_labs.ddb
uartverilog_xilinx/db/uart_xilinx.cbx.xml
uartverilog_xilinx/db/uart_xilinx.cmp.bpm
uartverilog_xilinx/db/uart_xilinx.cmp.cdb
uartverilog_xilinx/db/uart_xilinx.cmp.ecobp
uartverilog_xilinx/db/uart_xilinx.cmp.hdb
uartverilog_xilinx/db/uart_xilinx.cmp.kpt
uartverilog_xilinx/db/uart_xilinx.cmp.logdb
uartverilog_xilinx/db/uart_xilinx.cmp.rdb
uartverilog_xilinx/db/uart_xilinx.cmp.tdb
uartverilog_xilinx/db/uart_xilinx.cmp0.ddb
uartverilog_xilinx/db/uart_xilinx.cmp2.ddb
uartverilog_xilinx/db/uart_xilinx.cmp_merge.kpt
uartverilog_xilinx/db/uart_xilinx.db_info
uartverilog_xilinx/db/uart_xilinx.eco.cdb
uartverilog_xilinx/db/uart_xilinx.eda.qmsg
uartverilog_xilinx/db/uart_xilinx.fit.qmsg
uartverilog_xilinx/db/uart_xilinx.hier_info
uartverilog_xilinx/db/uart_xilinx.hif
uartverilog_xilinx/db/uart_xilinx.lpc.html
uartverilog_xilinx/db/uart_xilinx.lpc.rdb
uartverilog_xilinx/db/uart_xilinx.lpc.txt
uartverilog_xilinx/db/uart_xilinx.map.bpm
uartverilog_xilinx/db/uart_xilinx.map.cdb
uartverilog_xilinx/db/uart_xilinx.map.ecobp
uartverilog_xilinx/db/uart_xilinx.map.hdb
uartverilog_xilinx/db/uart_xilinx.map.kpt
uartverilog_xilinx/db/uart_xilinx.map.logdb
uartverilog_xilinx/db/uart_xilinx.map.qmsg
uartverilog_xilinx/db/uart_xilinx.map_bb.cdb
uartverilog_xilinx/db/uart_xilinx.map_bb.hdb
uartverilog_xilinx/db/uart_xilinx.map_bb.logdb
uartverilog_xilinx/db/uart_xilinx.pre_map.cdb
uartverilog_xilinx/db/uart_xilinx.pre_map.hdb
uartverilog_xilinx/db/uart_xilinx.rtlv.hdb
uartverilog_xilinx/db/uart_xilinx.rtlv_sg.cdb
uartverilog_xilinx/db/uart_xilinx.rtlv_sg_swap.cdb
uartverilog_xilinx/db/uart_xilinx.sgdiff.cdb
uartverilog_xilinx/db/uart_xilinx.sgdiff.hdb
uartverilog_xilinx/db/uart_xilinx.sld_design_entry.sci
uartverilog_xilinx/db/uart_xilinx.sld_design_entry_dsc.sci
uartverilog_xilinx/db/uart_xilinx.syn_hier_info
uartverilog_xilinx/db/uart_xilinx.tan.qmsg
uartverilog_xilinx/db/uart_xilinx.tis_db_list.ddb
uartverilog_xilinx/db/uart_xilinx.tmw_info
uartverilog_xilinx/db/uart_xilinx_global_asgn_op.abo
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.cmp.atm
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.cmp.dfp
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.cmp.hdbx
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.cmp.kpt
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.cmp.logdb
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.cmp.rcf
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.map.atm
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.map.dpi
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.map.hdbx
uartverilog_xilinx/incremental_db/compiled_partitions/uart_xilinx.root_partition.map.kpt
uartverilog_xilinx/incremental_db/README
uartverilog_xilinx/rcvr.v
uartverilog_xilinx/rcvr.v.bak
uartverilog_xilinx/simulation/modelsim/uart_xilinx.sft
uartverilog_xilinx/simulation/modelsim/uart_xilinx.vo
uartverilog_xilinx/simulation/modelsim/uart_xilinx_modelsim.xrf
uartverilog_xilinx/simulation/modelsim/uart_xilinx_v.sdo
uartverilog_xilinx/txmit.v
uartverilog_xilinx/txmit.v.bak
uartverilog_xilinx/uart.v.bak
uartverilog_xilinx/uart_xilinx.asm.rpt
uartverilog_xilinx/uart_xilinx.done
uartverilog_xilinx/uart_xilinx.dpf
uartverilog_xilinx/uart_xilinx.eda.rpt
uartverilog_xilinx/uart_xilinx.fit.rpt
uartverilog_xilinx/uart_xilinx.fit.smsg
uartverilog_xilinx/uart_xilinx.fit.summary
uartverilog_xilinx/uart_xilinx.flow.rpt
uartverilog_xilinx/uart_xilinx.map.rpt
uartverilog_xilinx/uart_xilinx.map.smsg
uartverilog_xilinx/uart_xilinx.map.summary
uartverilog_xilinx/uart_xilinx.pin
uartverilog_xilinx/uart_xilinx.pof
uartverilog_xilinx/uart_xilinx.qpf
uartverilog_xilinx/uart_xilinx.qsf
uartverilog_xilinx/uart_xilinx.qws
uartverilog_xilinx/uart_xilinx.sof
uartverilog_xilinx/uart_xilinx.tan.rpt
uartverilog_xilinx/uart_xilinx.tan.summary
uartverilog_xilinx/uart_xilinx.v
uartverilog_xilinx/uart_xilinx.v.bak
uartverilog_xilinx/incremental_db/compiled_partitions
uartverilog_xilinx/simulation/modelsim
uartverilog_xilinx/db
uartverilog_xilinx/incremental_db
uartverilog_xilinx/simulation
uartverilog_xilinx
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.