- verilog A popular cookbook describing the Verilog language for the design of integrated circuits. Verilog is the alternative to VHDL and is the favoured HDL design language in the USA. It is easier (quicker) to learn than VHDL because it is not so tightly typed.
- mat Car Plate recognition for trail for learn
- project1_supplemental1 these are projects based on verilog like memory control
- mat M序列的编写方法
- indoor-location-method-report 关于室内定位方法的研究报告
- Laser-beam A program which gives a view on a laser beam (Gaussian
文件名称:IEEEgideonhvdc
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：1003.12kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
IEEE关于HVDC接入弱交流系统的报告，对搞电力的人非常有用-IEEE report on HVDC access weak AC system ，it s useful to the people who engage in powersystem
(系统自动生成,下载前可以参看下载内容)
下载文件列表
IEEE Guide for Planning DC Links Terminating at AC Locations Having Low Short-Circuit capacities.pdf
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.