- doubledualtree_f1D Forward 1
- Course 電腦網際網路上課用投影片 本書作者Jame F. Kurose Keith W. Ro
- Introduction-to-Verilog Introduced in 1984 by Gateway Design Automation n 1989 Cadence purchased Gateway (Verilog
- HORARIOS-SISTEMAS-2014-II-(1) hola mundo pertenece a cualquier lenguaje de programacion ya sea .net . pbl .ava
- pdg Magician v4.5破解及破解教程 魔术师是著名的PDG解码应用程序
- 指标 准确率在70%的趋势
文件名称:64_64RGBHV_matrix
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：544.48kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
本内容详细介绍支于ISL59532方案而设计的64*64VGA矩阵。对于开发模拟矩阵人员极具参考价值。-The ISL59532 is a 300MHz 32x32 Video Crosspoint Switch.
Each input has an integrated DC-restore clamp and an input
buffer. Each output has a fast On-Screen Display (OSD)
switch (for inserting graphics or other video) and an output
buffer. The switch is non-blocking, so any combination of
inputs to outputs can be chosen, including one channel
driving multiple outputs. The Broadcast Mode directs one
input to all 32 outputs. The output buffers can be individually
controlled through the SPI interface, the gain can be
programmed to x1 or x2, and each output can be placed into
a high impedance mode.
Each input has an integrated DC-restore clamp and an input
buffer. Each output has a fast On-Screen Display (OSD)
switch (for inserting graphics or other video) and an output
buffer. The switch is non-blocking, so any combination of
inputs to outputs can be chosen, including one channel
driving multiple outputs. The Broadcast Mode directs one
input to all 32 outputs. The output buffers can be individually
controlled through the SPI interface, the gain can be
programmed to x1 or x2, and each output can be placed into
a high impedance mode.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
64_64RGBHV_matrix.pdf
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.