- MdiSquares mdi interface display
- GAToolbox 专为MATLAB环境开发的遗传算法工具箱
- InternetProtocolTelevision Basic aim of IPTV is to offer a complete package known as the triple play: voice
- RBF-(Function-Approximation) A project for function approximation by RBF neural network (with GUI).
- mouse-hook-programming 利用Visual C++编写的一个鼠标钩子程序
- ODBC 在windows和linux下配置数据源
文件名称:mpci32-verilog
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:705.65kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
一个32BIT 33/66MHz PCI CORE,verilog 的RTL CODEs-pci ipcore writen by verilog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog/gates/synop/mpci.sdf
verilog/gates/synop/mpci.v
verilog/gates/synop/synop.readme
verilog/rtl/bidir.v
verilog/rtl/cmd.bat
verilog/rtl/ibuf.v
verilog/rtl/m3s010ds.v
verilog/rtl/m3s011ds.v
verilog/rtl/m3s013ds.v
verilog/rtl/m3s016ds.v
verilog/rtl/m3s017ds.v
verilog/rtl/m3s018ds.v
verilog/rtl/m3s019ds.v
verilog/rtl/m3s020ds.v
verilog/rtl/m3s021ds.v
verilog/rtl/m3s022ds.v
verilog/rtl/m3s023ds.v
verilog/rtl/m3s024ds.v
verilog/rtl/m3s025ds.v
verilog/rtl/m3s026ds.v
verilog/rtl/m3s027ds.v
verilog/rtl/m3s040ds.v
verilog/rtl/m3s041ds.v
verilog/rtl/m3s042ds.v
verilog/rtl/m3s044ds.v
verilog/rtl/m3s050ds.v
verilog/rtl/m3s051ds.v
verilog/rtl/m3s052ds.v
verilog/rtl/m3s070ds.v
verilog/rtl/m3s071ds.v
verilog/rtl/m3s072ds.v
verilog/rtl/m3s080ds.v
verilog/rtl/m3s101ds.v
verilog/rtl/m3s102ds.v
verilog/rtl/m3s115ds.v
verilog/rtl/m3s119ds.v
verilog/rtl/m3s121ds.v
verilog/rtl/mpci.v
verilog/rtl/mpci_io.v
verilog/rtl/mpci_io_gate.v
verilog/rtl/tbuf.v
verilog/sim/arbiter.v
verilog/sim/arbiter_switch.v
verilog/sim/checker.v
verilog/sim/comp.all
verilog/sim/compg.all
verilog/sim/core_compile.scr
verilog/sim/core_config_reg.v
verilog/sim/core_cstschg_reg.v
verilog/sim/core_master.v
verilog/sim/core_target_fifo.v
verilog/sim/core_target_reg.v
verilog/sim/CSTSCHG_Test_Pkg.v
verilog/sim/gate_compile.scr
verilog/sim/main_testbench.v
verilog/sim/masterdiff.scr
verilog/sim/master_model.v
verilog/sim/modelsim.ini
verilog/sim/mpci_tb.v
verilog/sim/msim_gate.scr
verilog/sim/msim_gate_c.scr
verilog/sim/msim_rtl.scr
verilog/sim/msim_rtl_c.scr
verilog/sim/pcimon.v
verilog/sim/PCI_64Bit_Pkg.v
verilog/sim/PCI_backend_config_Pkg.v
verilog/sim/PCI_Compliance_Pkg.v
verilog/sim/PCI_Config_Pkg.v
verilog/sim/PCI_Tb_Prim_Proc_Pkg.v
verilog/sim/PCI_Types_Pkg.v
verilog/sim/PME_Test_Pkg.v
verilog/sim/pwr_mngmnt_model.v
verilog/sim/rtl_compile.scr
verilog/sim/sim.readme
verilog/sim/spi_prom_model.v
verilog/sim/SPI_Test_Pkg.v
verilog/sim/target0diff.scr
verilog/sim/target_model.v
verilog/sim/tb_compile.scr
verilog/sim/vxl_gate_c.scr
verilog/sim/vxl_rtl_c.scr
verilog/sim/wave.do
verilog/synth/mgc/dft/dft.readme
verilog/synth/mgc/dft/dft_ad.do
verilog/synth/mgc/dft/dft_ad.scr
verilog/synth/mgc/dft/fscan.do
verilog/synth/mgc/dft/fscan.scr
verilog/synth/synop/.synopsys_dc.setup
verilog/synth/synop/hier_compile.scr
verilog/synth/synop/hier_scan.scr
verilog/synth/synop/hier_setup.scr
verilog/synth/synop/scan.scr
verilog/synth/synop/sedfix
verilog/synth/synop/synth.readme
verilog/synth/synop/synth.scr
verilog/temp_sim/Debussy.exeLog/compiler.log
verilog/temp_sim/Debussy.exeLog/Debussy.exe.cmd
verilog/temp_sim/Debussy.exeLog/Debussy.exe.cmd.bak
verilog/temp_sim/Debussy.exeLog/novas.rc
verilog/temp_sim/Debussy.exeLog/ToNetlist.log
verilog/temp_sim/Debussy.exeLog/turbo.log
verilog/temp_sim/novas.rc
verilog/temp_sim/simfiles.f
verilog/temp_sim/start_debussy.bat
verilog/synth/mgc/dft
verilog/gates/synop
verilog/synth/mgc
verilog/synth/synop
verilog/temp_sim/Debussy.exeLog
verilog/gates
verilog/rtl
verilog/sim
verilog/synth
verilog/temp_sim
verilog
verilog/gates/synop/mpci.v
verilog/gates/synop/synop.readme
verilog/rtl/bidir.v
verilog/rtl/cmd.bat
verilog/rtl/ibuf.v
verilog/rtl/m3s010ds.v
verilog/rtl/m3s011ds.v
verilog/rtl/m3s013ds.v
verilog/rtl/m3s016ds.v
verilog/rtl/m3s017ds.v
verilog/rtl/m3s018ds.v
verilog/rtl/m3s019ds.v
verilog/rtl/m3s020ds.v
verilog/rtl/m3s021ds.v
verilog/rtl/m3s022ds.v
verilog/rtl/m3s023ds.v
verilog/rtl/m3s024ds.v
verilog/rtl/m3s025ds.v
verilog/rtl/m3s026ds.v
verilog/rtl/m3s027ds.v
verilog/rtl/m3s040ds.v
verilog/rtl/m3s041ds.v
verilog/rtl/m3s042ds.v
verilog/rtl/m3s044ds.v
verilog/rtl/m3s050ds.v
verilog/rtl/m3s051ds.v
verilog/rtl/m3s052ds.v
verilog/rtl/m3s070ds.v
verilog/rtl/m3s071ds.v
verilog/rtl/m3s072ds.v
verilog/rtl/m3s080ds.v
verilog/rtl/m3s101ds.v
verilog/rtl/m3s102ds.v
verilog/rtl/m3s115ds.v
verilog/rtl/m3s119ds.v
verilog/rtl/m3s121ds.v
verilog/rtl/mpci.v
verilog/rtl/mpci_io.v
verilog/rtl/mpci_io_gate.v
verilog/rtl/tbuf.v
verilog/sim/arbiter.v
verilog/sim/arbiter_switch.v
verilog/sim/checker.v
verilog/sim/comp.all
verilog/sim/compg.all
verilog/sim/core_compile.scr
verilog/sim/core_config_reg.v
verilog/sim/core_cstschg_reg.v
verilog/sim/core_master.v
verilog/sim/core_target_fifo.v
verilog/sim/core_target_reg.v
verilog/sim/CSTSCHG_Test_Pkg.v
verilog/sim/gate_compile.scr
verilog/sim/main_testbench.v
verilog/sim/masterdiff.scr
verilog/sim/master_model.v
verilog/sim/modelsim.ini
verilog/sim/mpci_tb.v
verilog/sim/msim_gate.scr
verilog/sim/msim_gate_c.scr
verilog/sim/msim_rtl.scr
verilog/sim/msim_rtl_c.scr
verilog/sim/pcimon.v
verilog/sim/PCI_64Bit_Pkg.v
verilog/sim/PCI_backend_config_Pkg.v
verilog/sim/PCI_Compliance_Pkg.v
verilog/sim/PCI_Config_Pkg.v
verilog/sim/PCI_Tb_Prim_Proc_Pkg.v
verilog/sim/PCI_Types_Pkg.v
verilog/sim/PME_Test_Pkg.v
verilog/sim/pwr_mngmnt_model.v
verilog/sim/rtl_compile.scr
verilog/sim/sim.readme
verilog/sim/spi_prom_model.v
verilog/sim/SPI_Test_Pkg.v
verilog/sim/target0diff.scr
verilog/sim/target_model.v
verilog/sim/tb_compile.scr
verilog/sim/vxl_gate_c.scr
verilog/sim/vxl_rtl_c.scr
verilog/sim/wave.do
verilog/synth/mgc/dft/dft.readme
verilog/synth/mgc/dft/dft_ad.do
verilog/synth/mgc/dft/dft_ad.scr
verilog/synth/mgc/dft/fscan.do
verilog/synth/mgc/dft/fscan.scr
verilog/synth/synop/.synopsys_dc.setup
verilog/synth/synop/hier_compile.scr
verilog/synth/synop/hier_scan.scr
verilog/synth/synop/hier_setup.scr
verilog/synth/synop/scan.scr
verilog/synth/synop/sedfix
verilog/synth/synop/synth.readme
verilog/synth/synop/synth.scr
verilog/temp_sim/Debussy.exeLog/compiler.log
verilog/temp_sim/Debussy.exeLog/Debussy.exe.cmd
verilog/temp_sim/Debussy.exeLog/Debussy.exe.cmd.bak
verilog/temp_sim/Debussy.exeLog/novas.rc
verilog/temp_sim/Debussy.exeLog/ToNetlist.log
verilog/temp_sim/Debussy.exeLog/turbo.log
verilog/temp_sim/novas.rc
verilog/temp_sim/simfiles.f
verilog/temp_sim/start_debussy.bat
verilog/synth/mgc/dft
verilog/gates/synop
verilog/synth/mgc
verilog/synth/synop
verilog/temp_sim/Debussy.exeLog
verilog/gates
verilog/rtl
verilog/sim
verilog/synth
verilog/temp_sim
verilog
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.