- Fade_Transition_Fade_Images_In_and_Out 尽管iPhone为视图切换设计了许多效果
- Elan 单片机上电清空RAM区
- ff 瑞丰汇科技有限公司是台湾义隆单片机EM78P系列一级的代理商
- procesador_1 VHDL project of a small CPU
- font some awesome s for win10
- 自动赚钱系统+运营+详细安装教程(内附赠品下载) WP(WP Automatic money making system + operations + detailed installation tutorial (included in the download gifts))
文件名称:test_cpu
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:243.17kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
自己编的小型CPU,可执行简单的代码,作为对开发CPU的尝试。里面包含ROM和CPU。CPU通过状态机执行指令。在Modelsim中仿真通过。-Small VHDL CPU,as a example for developing CPU. It is simulated by Modelsim.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
test_cpu/cpu.bsf
test_cpu/cpu.vhd
test_cpu/cpu.vhd.bak
test_cpu/cpu.vwf
test_cpu/cpu_struc.vhd
test_cpu/cpu_struc.vhd.bak
test_cpu/db/add_sub_4rh.tdf
test_cpu/db/add_sub_knh.tdf
test_cpu/db/add_sub_lnh.tdf
test_cpu/db/mux_1hc.tdf
test_cpu/db/prev_cmp_test_cpu.qmsg
test_cpu/db/prev_cmp_top.asm.qmsg
test_cpu/db/prev_cmp_top.eda.qmsg
test_cpu/db/prev_cmp_top.fit.qmsg
test_cpu/db/prev_cmp_top.map.qmsg
test_cpu/db/prev_cmp_top.sim.qmsg
test_cpu/db/prev_cmp_top.sta.qmsg
test_cpu/db/prev_cmp_top.tan.qmsg
test_cpu/db/test_cpu.smp_dump.txt
test_cpu/db/top.(0).cnf.cdb
test_cpu/db/top.(0).cnf.hdb
test_cpu/db/top.(1).cnf.cdb
test_cpu/db/top.(1).cnf.hdb
test_cpu/db/top.(2).cnf.cdb
test_cpu/db/top.(2).cnf.hdb
test_cpu/db/top.(3).cnf.cdb
test_cpu/db/top.(3).cnf.hdb
test_cpu/db/top.analyze_file.qmsg
test_cpu/db/top.asm.qmsg
test_cpu/db/top.cbx.xml
test_cpu/db/top.cmp.kpt
test_cpu/db/top.cmp.rdb
test_cpu/db/top.db_info
test_cpu/db/top.eco.cdb
test_cpu/db/top.eda.qmsg
test_cpu/db/top.eds_overflow
test_cpu/db/top.fit.qmsg
test_cpu/db/top.fnsim.hdb
test_cpu/db/top.fnsim.qmsg
test_cpu/db/top.hier_info
test_cpu/db/top.hif
test_cpu/db/top.lpc.html
test_cpu/db/top.lpc.rdb
test_cpu/db/top.lpc.txt
test_cpu/db/top.map.cdb
test_cpu/db/top.map.hdb
test_cpu/db/top.map.logdb
test_cpu/db/top.map.qmsg
test_cpu/db/top.pre_map.cdb
test_cpu/db/top.pre_map.hdb
test_cpu/db/top.rtlv.hdb
test_cpu/db/top.rtlv_sg.cdb
test_cpu/db/top.rtlv_sg_swap.cdb
test_cpu/db/top.sgdiff.cdb
test_cpu/db/top.sgdiff.hdb
test_cpu/db/top.sim.cvwf
test_cpu/db/top.sim.qmsg
test_cpu/db/top.sim.rdb
test_cpu/db/top.simfam
test_cpu/db/top.sim_ori.vwf
test_cpu/db/top.sld_design_entry.sci
test_cpu/db/top.sld_design_entry_dsc.sci
test_cpu/db/top.sta.qmsg
test_cpu/db/top.sta.rdb
test_cpu/db/top.syn_hier_info
test_cpu/db/top.tan.qmsg
test_cpu/db/top.tis_db_list.ddb
test_cpu/db/top.tmw_info
test_cpu/db/wed.wsf
test_cpu/incremental_db/compiled_partitions/top.db_info
test_cpu/incremental_db/compiled_partitions/top.root_partition.map.atm
test_cpu/incremental_db/compiled_partitions/top.root_partition.map.dpi
test_cpu/incremental_db/compiled_partitions/top.root_partition.map.hdbx
test_cpu/incremental_db/compiled_partitions/top.root_partition.map.kpt
test_cpu/incremental_db/README
test_cpu/rom.bsf
test_cpu/rom.vhd
test_cpu/rom.vhd.bak
test_cpu/rom.vwf
test_cpu/rom_struc.vhd
test_cpu/rom_struc.vhd.bak
test_cpu/simulation/modelsim/modelsim.ini
test_cpu/simulation/modelsim/msim_transcript
test_cpu/simulation/modelsim/rtl_work/cpu/struc.dat
test_cpu/simulation/modelsim/rtl_work/cpu/struc.dbs
test_cpu/simulation/modelsim/rtl_work/cpu/struc.prw
test_cpu/simulation/modelsim/rtl_work/cpu/struc.psm
test_cpu/simulation/modelsim/rtl_work/cpu/_primary.dat
test_cpu/simulation/modelsim/rtl_work/cpu/_primary.dbs
test_cpu/simulation/modelsim/rtl_work/rom/struc.dat
test_cpu/simulation/modelsim/rtl_work/rom/struc.dbs
test_cpu/simulation/modelsim/rtl_work/rom/struc.prw
test_cpu/simulation/modelsim/rtl_work/rom/struc.psm
test_cpu/simulation/modelsim/rtl_work/rom/_primary.dat
test_cpu/simulation/modelsim/rtl_work/rom/_primary.dbs
test_cpu/simulation/modelsim/rtl_work/top/struc.dat
test_cpu/simulation/modelsim/rtl_work/top/struc.dbs
test_cpu/simulation/modelsim/rtl_work/top/struc.prw
test_cpu/simulation/modelsim/rtl_work/top/struc.psm
test_cpu/simulation/modelsim/rtl_work/top/_primary.dat
test_cpu/simulation/modelsim/rtl_work/top/_primary.dbs
test_cpu/simulation/modelsim/rtl_work/top_vhd_tst/top_arch.dat
test_cpu/simulation/modelsim/rtl_work/top_vhd_tst/top_arch.dbs
test_cpu/simulation/modelsim/rtl_work/top_vhd_tst/top_arch.prw
test_cpu/simulation/modelsim/rtl_work/top_vhd_tst/top_arch.psm
test_cpu/simulation/modelsim/rtl_work/top_vhd_tst/_primary.dat
test_cpu/simulation/modelsim/rtl_work/top_vhd_tst/_primary.dbs
test_cpu/simulation/modelsim/rtl_work/_info
test_cpu/simulation/modelsim/rtl_work/_vmake
test_cpu/simulation/modelsim/top.bdf
test_cpu/simulation/modelsim/top.sft
test_cpu/simulation/modelsim/top.vho
test_cpu/simulation/modelsim/top.vht
test_cpu/simulation/modelsim/top.vht.bak
test_cpu/simulation/modelsim/top_modelsim.xrf
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak1
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak10
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak11
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak2
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak3
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak4
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak5
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak6
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak7
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak8
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak9
test_cpu/simulation/modelsim/top_vhd.sdo
test_cpu/simulation/modelsim/vlog.opt
test_cpu/simulation/modelsim/vsim.wlf
test_cpu/test_cpu.qpf
test_cpu/test_cpu.qws
test_cpu/top.asm.rpt
test_cpu/top.bdf
test_cpu/top.done
test_cpu/top.eda.rpt
test_cpu/top
test_cpu/cpu.vhd
test_cpu/cpu.vhd.bak
test_cpu/cpu.vwf
test_cpu/cpu_struc.vhd
test_cpu/cpu_struc.vhd.bak
test_cpu/db/add_sub_4rh.tdf
test_cpu/db/add_sub_knh.tdf
test_cpu/db/add_sub_lnh.tdf
test_cpu/db/mux_1hc.tdf
test_cpu/db/prev_cmp_test_cpu.qmsg
test_cpu/db/prev_cmp_top.asm.qmsg
test_cpu/db/prev_cmp_top.eda.qmsg
test_cpu/db/prev_cmp_top.fit.qmsg
test_cpu/db/prev_cmp_top.map.qmsg
test_cpu/db/prev_cmp_top.sim.qmsg
test_cpu/db/prev_cmp_top.sta.qmsg
test_cpu/db/prev_cmp_top.tan.qmsg
test_cpu/db/test_cpu.smp_dump.txt
test_cpu/db/top.(0).cnf.cdb
test_cpu/db/top.(0).cnf.hdb
test_cpu/db/top.(1).cnf.cdb
test_cpu/db/top.(1).cnf.hdb
test_cpu/db/top.(2).cnf.cdb
test_cpu/db/top.(2).cnf.hdb
test_cpu/db/top.(3).cnf.cdb
test_cpu/db/top.(3).cnf.hdb
test_cpu/db/top.analyze_file.qmsg
test_cpu/db/top.asm.qmsg
test_cpu/db/top.cbx.xml
test_cpu/db/top.cmp.kpt
test_cpu/db/top.cmp.rdb
test_cpu/db/top.db_info
test_cpu/db/top.eco.cdb
test_cpu/db/top.eda.qmsg
test_cpu/db/top.eds_overflow
test_cpu/db/top.fit.qmsg
test_cpu/db/top.fnsim.hdb
test_cpu/db/top.fnsim.qmsg
test_cpu/db/top.hier_info
test_cpu/db/top.hif
test_cpu/db/top.lpc.html
test_cpu/db/top.lpc.rdb
test_cpu/db/top.lpc.txt
test_cpu/db/top.map.cdb
test_cpu/db/top.map.hdb
test_cpu/db/top.map.logdb
test_cpu/db/top.map.qmsg
test_cpu/db/top.pre_map.cdb
test_cpu/db/top.pre_map.hdb
test_cpu/db/top.rtlv.hdb
test_cpu/db/top.rtlv_sg.cdb
test_cpu/db/top.rtlv_sg_swap.cdb
test_cpu/db/top.sgdiff.cdb
test_cpu/db/top.sgdiff.hdb
test_cpu/db/top.sim.cvwf
test_cpu/db/top.sim.qmsg
test_cpu/db/top.sim.rdb
test_cpu/db/top.simfam
test_cpu/db/top.sim_ori.vwf
test_cpu/db/top.sld_design_entry.sci
test_cpu/db/top.sld_design_entry_dsc.sci
test_cpu/db/top.sta.qmsg
test_cpu/db/top.sta.rdb
test_cpu/db/top.syn_hier_info
test_cpu/db/top.tan.qmsg
test_cpu/db/top.tis_db_list.ddb
test_cpu/db/top.tmw_info
test_cpu/db/wed.wsf
test_cpu/incremental_db/compiled_partitions/top.db_info
test_cpu/incremental_db/compiled_partitions/top.root_partition.map.atm
test_cpu/incremental_db/compiled_partitions/top.root_partition.map.dpi
test_cpu/incremental_db/compiled_partitions/top.root_partition.map.hdbx
test_cpu/incremental_db/compiled_partitions/top.root_partition.map.kpt
test_cpu/incremental_db/README
test_cpu/rom.bsf
test_cpu/rom.vhd
test_cpu/rom.vhd.bak
test_cpu/rom.vwf
test_cpu/rom_struc.vhd
test_cpu/rom_struc.vhd.bak
test_cpu/simulation/modelsim/modelsim.ini
test_cpu/simulation/modelsim/msim_transcript
test_cpu/simulation/modelsim/rtl_work/cpu/struc.dat
test_cpu/simulation/modelsim/rtl_work/cpu/struc.dbs
test_cpu/simulation/modelsim/rtl_work/cpu/struc.prw
test_cpu/simulation/modelsim/rtl_work/cpu/struc.psm
test_cpu/simulation/modelsim/rtl_work/cpu/_primary.dat
test_cpu/simulation/modelsim/rtl_work/cpu/_primary.dbs
test_cpu/simulation/modelsim/rtl_work/rom/struc.dat
test_cpu/simulation/modelsim/rtl_work/rom/struc.dbs
test_cpu/simulation/modelsim/rtl_work/rom/struc.prw
test_cpu/simulation/modelsim/rtl_work/rom/struc.psm
test_cpu/simulation/modelsim/rtl_work/rom/_primary.dat
test_cpu/simulation/modelsim/rtl_work/rom/_primary.dbs
test_cpu/simulation/modelsim/rtl_work/top/struc.dat
test_cpu/simulation/modelsim/rtl_work/top/struc.dbs
test_cpu/simulation/modelsim/rtl_work/top/struc.prw
test_cpu/simulation/modelsim/rtl_work/top/struc.psm
test_cpu/simulation/modelsim/rtl_work/top/_primary.dat
test_cpu/simulation/modelsim/rtl_work/top/_primary.dbs
test_cpu/simulation/modelsim/rtl_work/top_vhd_tst/top_arch.dat
test_cpu/simulation/modelsim/rtl_work/top_vhd_tst/top_arch.dbs
test_cpu/simulation/modelsim/rtl_work/top_vhd_tst/top_arch.prw
test_cpu/simulation/modelsim/rtl_work/top_vhd_tst/top_arch.psm
test_cpu/simulation/modelsim/rtl_work/top_vhd_tst/_primary.dat
test_cpu/simulation/modelsim/rtl_work/top_vhd_tst/_primary.dbs
test_cpu/simulation/modelsim/rtl_work/_info
test_cpu/simulation/modelsim/rtl_work/_vmake
test_cpu/simulation/modelsim/top.bdf
test_cpu/simulation/modelsim/top.sft
test_cpu/simulation/modelsim/top.vho
test_cpu/simulation/modelsim/top.vht
test_cpu/simulation/modelsim/top.vht.bak
test_cpu/simulation/modelsim/top_modelsim.xrf
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak1
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak10
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak11
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak2
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak3
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak4
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak5
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak6
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak7
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak8
test_cpu/simulation/modelsim/top_run_msim_rtl_vhdl.do.bak9
test_cpu/simulation/modelsim/top_vhd.sdo
test_cpu/simulation/modelsim/vlog.opt
test_cpu/simulation/modelsim/vsim.wlf
test_cpu/test_cpu.qpf
test_cpu/test_cpu.qws
test_cpu/top.asm.rpt
test_cpu/top.bdf
test_cpu/top.done
test_cpu/top.eda.rpt
test_cpu/top
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.