文件名称:fpga_uarst
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:283.34kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
fpga USART通信,VHDL语言编写,通过测试。程序全面运用了状态机编程-The fpga the USARTs communications, VHDL language, pass the test. The entire process of the use of state machine programming
(系统自动生成,下载前可以参看下载内容)
下载文件列表
V0p10/db
V0p10/src/divider.v
V0p10/src/ebi.v
V0p10/src/rxd.v
V0p10/src/top.v
V0p10/src/txd.v
V0p10/src/uart.v
V0p10/src
V0p10/testbench/cycloneII_v/_info
V0p10/testbench/cycloneII_v
V0p10/testbench/ModelSim.jpg
V0p10/testbench/tcl_stacktrace.txt
V0p10/testbench/top_tb.v
V0p10/testbench/transcript
V0p10/testbench/uart.cr.mti
V0p10/testbench/uart.mpf
V0p10/testbench/vish_stacktrace.vstf
V0p10/testbench/vsim.wlf
V0p10/testbench/vsim_stacktrace.vstf
V0p10/testbench/work/divider/verilog.asm
V0p10/testbench/work/divider/_primary.dat
V0p10/testbench/work/divider/_primary.vhd
V0p10/testbench/work/divider
V0p10/testbench/work/division/verilog.asm
V0p10/testbench/work/division/_primary.dat
V0p10/testbench/work/division/_primary.vhd
V0p10/testbench/work/division
V0p10/testbench/work/ebi/verilog.asm
V0p10/testbench/work/ebi/_primary.dat
V0p10/testbench/work/ebi/_primary.vhd
V0p10/testbench/work/ebi
V0p10/testbench/work/rxd/verilog.asm
V0p10/testbench/work/rxd/_primary.dat
V0p10/testbench/work/rxd/_primary.vhd
V0p10/testbench/work/rxd
V0p10/testbench/work/top/verilog.asm
V0p10/testbench/work/top/_primary.dat
V0p10/testbench/work/top/_primary.vhd
V0p10/testbench/work/top
V0p10/testbench/work/top_tb/verilog.asm
V0p10/testbench/work/top_tb/_primary.dat
V0p10/testbench/work/top_tb/_primary.vhd
V0p10/testbench/work/top_tb
V0p10/testbench/work/txd/verilog.asm
V0p10/testbench/work/txd/_primary.dat
V0p10/testbench/work/txd/_primary.vhd
V0p10/testbench/work/txd
V0p10/testbench/work/uart/verilog.asm
V0p10/testbench/work/uart/_primary.dat
V0p10/testbench/work/uart/_primary.vhd
V0p10/testbench/work/uart
V0p10/testbench/work/_info
V0p10/testbench/work/_temp
V0p10/testbench/work
V0p10/testbench
V0p10/top.bsf
V0p10/uart.asm.rpt
V0p10/uart.cdf
V0p10/uart.done
V0p10/uart.dpf
V0p10/uart.fit.rpt
V0p10/uart.fit.smsg
V0p10/uart.fit.summary
V0p10/uart.flow.rpt
V0p10/uart.map.rpt
V0p10/uart.map.smsg
V0p10/uart.map.summary
V0p10/uart.pin
V0p10/uart.pof
V0p10/uart.qpf
V0p10/uart.qsf
V0p10/uart.qws
V0p10/uart.sof
V0p10/uart.tan.rpt
V0p10/uart.tan.summary
V0p10/uart_description.txt
V0p10
V0p10/src/divider.v
V0p10/src/ebi.v
V0p10/src/rxd.v
V0p10/src/top.v
V0p10/src/txd.v
V0p10/src/uart.v
V0p10/src
V0p10/testbench/cycloneII_v/_info
V0p10/testbench/cycloneII_v
V0p10/testbench/ModelSim.jpg
V0p10/testbench/tcl_stacktrace.txt
V0p10/testbench/top_tb.v
V0p10/testbench/transcript
V0p10/testbench/uart.cr.mti
V0p10/testbench/uart.mpf
V0p10/testbench/vish_stacktrace.vstf
V0p10/testbench/vsim.wlf
V0p10/testbench/vsim_stacktrace.vstf
V0p10/testbench/work/divider/verilog.asm
V0p10/testbench/work/divider/_primary.dat
V0p10/testbench/work/divider/_primary.vhd
V0p10/testbench/work/divider
V0p10/testbench/work/division/verilog.asm
V0p10/testbench/work/division/_primary.dat
V0p10/testbench/work/division/_primary.vhd
V0p10/testbench/work/division
V0p10/testbench/work/ebi/verilog.asm
V0p10/testbench/work/ebi/_primary.dat
V0p10/testbench/work/ebi/_primary.vhd
V0p10/testbench/work/ebi
V0p10/testbench/work/rxd/verilog.asm
V0p10/testbench/work/rxd/_primary.dat
V0p10/testbench/work/rxd/_primary.vhd
V0p10/testbench/work/rxd
V0p10/testbench/work/top/verilog.asm
V0p10/testbench/work/top/_primary.dat
V0p10/testbench/work/top/_primary.vhd
V0p10/testbench/work/top
V0p10/testbench/work/top_tb/verilog.asm
V0p10/testbench/work/top_tb/_primary.dat
V0p10/testbench/work/top_tb/_primary.vhd
V0p10/testbench/work/top_tb
V0p10/testbench/work/txd/verilog.asm
V0p10/testbench/work/txd/_primary.dat
V0p10/testbench/work/txd/_primary.vhd
V0p10/testbench/work/txd
V0p10/testbench/work/uart/verilog.asm
V0p10/testbench/work/uart/_primary.dat
V0p10/testbench/work/uart/_primary.vhd
V0p10/testbench/work/uart
V0p10/testbench/work/_info
V0p10/testbench/work/_temp
V0p10/testbench/work
V0p10/testbench
V0p10/top.bsf
V0p10/uart.asm.rpt
V0p10/uart.cdf
V0p10/uart.done
V0p10/uart.dpf
V0p10/uart.fit.rpt
V0p10/uart.fit.smsg
V0p10/uart.fit.summary
V0p10/uart.flow.rpt
V0p10/uart.map.rpt
V0p10/uart.map.smsg
V0p10/uart.map.summary
V0p10/uart.pin
V0p10/uart.pof
V0p10/uart.qpf
V0p10/uart.qsf
V0p10/uart.qws
V0p10/uart.sof
V0p10/uart.tan.rpt
V0p10/uart.tan.summary
V0p10/uart_description.txt
V0p10
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.