This document contains a specification for a new low pin count bus interface, dubbed LPC, that will be added to

future Intel chip-sets. The target audience for this document are system and component designers.