- VBscriptFull 一个真正能让IE全屏的VBScript脚本引擎
- Finalizar_Windows Bahavior en Lingo que permite cerrar WinOS desde una multimedia en Macromedia Director.
- Fourier-series Understand Fourier series
- Cofficients-of-fourier-series-in-matlab Cofficients of fourier series in matlab
- himlineparameters1 line parameter calculation of transmission line
- 书剑mud 2006源码
文件名称:ADPLL
下载1 (3.82kb)
别用迅雷、360浏览器下载。
如迅雷强制弹出,可右键点击选“另存为”。
失败请重下,重下不扣分。
如迅雷强制弹出,可右键点击选“另存为”。
失败请重下,重下不扣分。
介绍说明--下载内容来自于网络,使用问题请自行百度
This paper presents the ADPLL design using Verilog and its implementation on FPGA. ADPLL is designed using Verilog HDL. Xilinx ISE 12.1 Simulator is used for simulating Verilog Code. This paper gives details of the basic blocks of an ADPLL. In this paper, implementation of ADPLL is described in detail. Its simulation results using Xilinx are also discussed. It also presents the FPGA implementation of ADPLL design on Xilinx SPARTAN3E XC3S200 chip and its results. The ADPLL is designed of 200 kHz central frequency. The operational frequency range of ADPLL is 189 Hz to 215 kHz, which is lock range of the design.
相关搜索: ADPLL
(系统自动生成,下载前可以参看下载内容)
下载文件列表
压缩包 : adpll.txt 列表
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.