- ActiveModels contains a Matlab toolset and examples for training and fitting AAMs (Active Appearance Models). Please refer to the code and included examples for its function. You must have an annotated database to use its features.
- doudizhu 易语言网络版斗地主源代码含客户端和服务端文件完整无缺
- CRC 循环冗余校验码源码
- Edge-Adaptive-LSBMR 所有LSB算法的代码实现
- NXP-LPC1112--I2C.RAR 基于NXP的LPC1112 I2C 控制程序
- bomb 深入理解计算机系统二进制炸弹题目以及答案
文件名称:an499_design_example
介绍说明--下载内容来自于网络,使用问题请自行百度
cpld 控制 8-32M sdram 控制器 maxII epm570实现。
(系统自动生成,下载前可以参看下载内容)
下载文件列表
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/code/addr_gen.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/code/mobile_sdram.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/code/upcount_2.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/code/upcount_4.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/code
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/addr_gen.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/mobile_sdram.cr.mti
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/mobile_sdram.mpf
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/mobile_sdram.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/test_mob_sdram.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/upcount_2.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/upcount_4.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/vsim.wlf
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/wave.bmp
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/wave.do
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/addr_gen/verilog.psm
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/addr_gen/_primary.dat
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/addr_gen/_primary.vhd
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/addr_gen
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/mobile_sdram/verilog.psm
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/mobile_sdram/_primary.dat
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/mobile_sdram/_primary.vhd
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/mobile_sdram
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/test_mob_sdram/verilog.psm
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/test_mob_sdram/_primary.dat
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/test_mob_sdram/_primary.vhd
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/test_mob_sdram
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_2/verilog.psm
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_2/_primary.dat
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_2/_primary.vhd
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_2
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_4/verilog.psm
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_4/_primary.dat
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_4/_primary.vhd
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_4
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/_info
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/addr_gen.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(0).cnf.cdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(0).cnf.hdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(1).cnf.cdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(1).cnf.hdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(2).cnf.cdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(2).cnf.hdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(3).cnf.cdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(3).cnf.hdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.asm.qmsg
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.asm_labs.ddb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.cbx.xml
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.cmp.cdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.cmp.hdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.cmp.kpt
an499_design_example/Mobile_
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/code/mobile_sdram.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/code/upcount_2.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/code/upcount_4.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/code
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/addr_gen.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/mobile_sdram.cr.mti
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/mobile_sdram.mpf
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/mobile_sdram.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/test_mob_sdram.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/upcount_2.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/upcount_4.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/vsim.wlf
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/wave.bmp
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/wave.do
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/addr_gen/verilog.psm
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/addr_gen/_primary.dat
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/addr_gen/_primary.vhd
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/addr_gen
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/mobile_sdram/verilog.psm
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/mobile_sdram/_primary.dat
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/mobile_sdram/_primary.vhd
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/mobile_sdram
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/test_mob_sdram/verilog.psm
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/test_mob_sdram/_primary.dat
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/test_mob_sdram/_primary.vhd
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/test_mob_sdram
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_2/verilog.psm
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_2/_primary.dat
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_2/_primary.vhd
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_2
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_4/verilog.psm
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_4/_primary.dat
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_4/_primary.vhd
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/upcount_4
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work/_info
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim/work
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/modelsim
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/addr_gen.v
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(0).cnf.cdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(0).cnf.hdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(1).cnf.cdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(1).cnf.hdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(2).cnf.cdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(2).cnf.hdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(3).cnf.cdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.(3).cnf.hdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.asm.qmsg
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.asm_labs.ddb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.cbx.xml
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.cmp.cdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.cmp.hdb
an499_design_example/Mobile_DRAM_Altera_MAX_II_CPLD_Design_Example/quartus/db/mobile_sdram.cmp.kpt
an499_design_example/Mobile_
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.