- matlab6.5辅助小波分析与应用例程
- char_lcd_msp430 This a simple example project for the MSP430 series MCU and the GCC port of the mspgcc project. The project contains a makefile and uses assembler and C sources. It shows a clock on an character LCD.
- udpdemo UDP发送信息的小例子
- shuziluoji 数字逻辑的课件
- CircleMenu public class Canvas extends Canvas implements Runnable{ double pi = Math.PI public final int MENURIGHT = 1 public final int MENULEFT = 0 Image menuImage[] = new Image[6] int []jiaodu = {330
- TSP_branch_and_bound_method 用来解决旅行商问题 可以直接运行 很好的代码
文件名称:wb_rtc
介绍说明－－下载内容来自于网络，使用问题请自行百度
// -*- Mode: Verilog -*-
// Filename : wb_master.v
// Descr iption : Wishbone Master Behavorial
// Author : Winefred Washington
// Created On : 2002 12 24
// Last Modified By: .
// Last Modified On: .
// Update Count : 0
// Status : Unknown, Use with caution!
// Descr iption Specification
// General Descr iption: 8, 16, 32-bit WISHBONE Master
// Supported cycles: MASTER, READ/WRITE
// MASTER, BLOCK READ/WRITE
// MASTER, RMW
// Data port, size: 8, 16, 32-bit
// Data port, granularity 8-bit
// Data port, Max. operand size 32-bit
// Data transfer ordering: little endian
// Data transfer sequencing: undefined
// Filename : wb_master.v
// Descr iption : Wishbone Master Behavorial
// Author : Winefred Washington
// Created On : 2002 12 24
// Last Modified By: .
// Last Modified On: .
// Update Count : 0
// Status : Unknown, Use with caution!
// Descr iption Specification
// General Descr iption: 8, 16, 32-bit WISHBONE Master
// Supported cycles: MASTER, READ/WRITE
// MASTER, BLOCK READ/WRITE
// MASTER, RMW
// Data port, size: 8, 16, 32-bit
// Data port, granularity 8-bit
// Data port, Max. operand size 32-bit
// Data transfer ordering: little endian
// Data transfer sequencing: undefined
(系统自动生成,下载前可以参看下载内容)
下载文件列表
wb_rtc/
wb_rtc/bench/
wb_rtc/bench/Verilog/
wb_rtc/bench/Verilog/clkrst.v
wb_rtc/bench/Verilog/tb_top.v
wb_rtc/bench/Verilog/timescale.v
wb_rtc/bench/Verilog/wb_master.v
wb_rtc/rtl/
wb_rtc/rtl/Verilog/
wb_rtc/rtl/Verilog/wb_rtc.v
wb_rtc/bench/
wb_rtc/bench/Verilog/
wb_rtc/bench/Verilog/clkrst.v
wb_rtc/bench/Verilog/tb_top.v
wb_rtc/bench/Verilog/timescale.v
wb_rtc/bench/Verilog/wb_master.v
wb_rtc/rtl/
wb_rtc/rtl/Verilog/
wb_rtc/rtl/Verilog/wb_rtc.v
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.