- oracle9iplsqldevguide its a source code file for oracle9i pl
- downl 批量下载易读xunlei
- lena_watermark_extract 对lena图嵌入的水印进行提取 LSB方法 水印图像被分解嵌入 提取各部分块儿后进行重建 可以运行 有一定参考价值
- pipelined_reconfig_multiplier parallel pipeline reconfigurable multiplier
- CZ 基于零树和位平面的小波图像压缩算法的一篇很有用的文章
- MFCSimReaderTest 配合我发的F320单片机及其驱动程序的上位机测试程序
文件名称:IDE_Interface
-
所属分类:
- 标签属性:
- 上传时间:2012-10-20
-
文件大小:582.45kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
IDE接口程序,是用VERILOG写的,高手进阶程序-IDE interface program is written using VERILOG, master advanced procedures. .
相关搜索: IDE
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ATA/ata/trunk/bench/verilog/ata_device.v
ATA/ata/trunk/bench/verilog/tests.v
ATA/ata/trunk/bench/verilog/test_bench_top.v
ATA/ata/trunk/bench/verilog/wb_mast_model.v
ATA/ata/trunk/bench/verilog/wb_model_defines.v
ATA/ata/trunk/bench/verilog/wb_slv_model.v
ATA/ata/trunk/doc/preliminary_ata_core.pdf
ATA/ata/trunk/doc/src/ata_core.doc
ATA/ata/trunk/rtl/verilog/ocidec-1/atahost_controller.v
ATA/ata/trunk/rtl/verilog/ocidec-1/atahost_pio_tctrl.v
ATA/ata/trunk/rtl/verilog/ocidec-1/atahost_top.v
ATA/ata/trunk/rtl/verilog/ocidec-1/atahost_wb_slave.v
ATA/ata/trunk/rtl/verilog/ocidec-1/revision_history.txt
ATA/ata/trunk/rtl/verilog/ocidec-1/ro_cnt.v
ATA/ata/trunk/rtl/verilog/ocidec-1/timescale.v
ATA/ata/trunk/rtl/verilog/ocidec-1/ud_cnt.v
ATA/ata/trunk/rtl/verilog/ocidec-2/atahost_controller.v
ATA/ata/trunk/rtl/verilog/ocidec-2/atahost_pio_actrl.v
ATA/ata/trunk/rtl/verilog/ocidec-2/atahost_pio_tctrl.v
ATA/ata/trunk/rtl/verilog/ocidec-2/atahost_top.v
ATA/ata/trunk/rtl/verilog/ocidec-2/atahost_wb_slave.v
ATA/ata/trunk/rtl/verilog/ocidec-2/revision_history.txt
ATA/ata/trunk/rtl/verilog/ocidec-2/ro_cnt.v
ATA/ata/trunk/rtl/verilog/ocidec-2/timescale.v
ATA/ata/trunk/rtl/verilog/ocidec-2/ud_cnt.v
ATA/ata/trunk/rtl/vhdl/ocidec1/atahost_controller.vhd
ATA/ata/trunk/rtl/vhdl/ocidec1/atahost_pio_tctrl.vhd
ATA/ata/trunk/rtl/vhdl/ocidec1/atahost_top.vhd
ATA/ata/trunk/rtl/vhdl/ocidec1/atahost_wb_slave.vhd
ATA/ata/trunk/rtl/vhdl/ocidec1/revision_history.txt
ATA/ata/trunk/rtl/vhdl/ocidec1/ro_cnt.vhd
ATA/ata/trunk/rtl/vhdl/ocidec1/ud_cnt.vhd
ATA/ata/trunk/rtl/vhdl/ocidec2/atahost_controller.vhd
ATA/ata/trunk/rtl/vhdl/ocidec2/atahost_pio_actrl.vhd
ATA/ata/trunk/rtl/vhdl/ocidec2/atahost_pio_tctrl.vhd
ATA/ata/trunk/rtl/vhdl/ocidec2/atahost_top.vhd
ATA/ata/trunk/rtl/vhdl/ocidec2/atahost_wb_slave.vhd
ATA/ata/trunk/rtl/vhdl/ocidec2/revision_history.txt
ATA/ata/trunk/rtl/vhdl/ocidec2/ro_cnt.vhd
ATA/ata/trunk/rtl/vhdl/ocidec2/ud_cnt.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_controller.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_dma_actrl.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_dma_tctrl.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_fifo.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_lfsr.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_pio_actrl.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_pio_controller.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_pio_tctrl.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_reg_buf.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_top.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_wb_slave.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/revision_history.txt
ATA/ata/trunk/rtl/vhdl/ocidec3/ro_cnt.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/ud_cnt.vhd
ATA/ata/trunk/sim/rtl_sim/bin/Makefile
ATA/ata/trunk/syn/bin/comp.dc
ATA/ata/trunk/syn/bin/design_spec.dc
ATA/ata/trunk/syn/bin/lib_spec.dc
ATA/ata/trunk/syn/bin/read.dc
ATA/ata/web_uploads/index.shtml
ATA/ata/web_uploads/preliminary_ata_core.pdf
ATA/使用说明请参看右侧注释====〉〉.txt
ATA/ata/trunk/rtl/verilog/ocidec-1
ATA/ata/trunk/rtl/verilog/ocidec-2
ATA/ata/trunk/rtl/vhdl/ocidec1
ATA/ata/trunk/rtl/vhdl/ocidec2
ATA/ata/trunk/rtl/vhdl/ocidec3
ATA/ata/trunk/sim/rtl_sim/bin
ATA/ata/trunk/bench/verilog
ATA/ata/trunk/doc/src
ATA/ata/trunk/rtl/verilog
ATA/ata/trunk/rtl/vhdl
ATA/ata/trunk/sim/rtl_sim
ATA/ata/trunk/syn/bin
ATA/ata/trunk/bench
ATA/ata/trunk/doc
ATA/ata/trunk/rtl
ATA/ata/trunk/sim
ATA/ata/trunk/syn
ATA/ata/branches
ATA/ata/tags
ATA/ata/trunk
ATA/ata/web_uploads
ATA/ata
ATA
ATA/ata/trunk/bench/verilog/tests.v
ATA/ata/trunk/bench/verilog/test_bench_top.v
ATA/ata/trunk/bench/verilog/wb_mast_model.v
ATA/ata/trunk/bench/verilog/wb_model_defines.v
ATA/ata/trunk/bench/verilog/wb_slv_model.v
ATA/ata/trunk/doc/preliminary_ata_core.pdf
ATA/ata/trunk/doc/src/ata_core.doc
ATA/ata/trunk/rtl/verilog/ocidec-1/atahost_controller.v
ATA/ata/trunk/rtl/verilog/ocidec-1/atahost_pio_tctrl.v
ATA/ata/trunk/rtl/verilog/ocidec-1/atahost_top.v
ATA/ata/trunk/rtl/verilog/ocidec-1/atahost_wb_slave.v
ATA/ata/trunk/rtl/verilog/ocidec-1/revision_history.txt
ATA/ata/trunk/rtl/verilog/ocidec-1/ro_cnt.v
ATA/ata/trunk/rtl/verilog/ocidec-1/timescale.v
ATA/ata/trunk/rtl/verilog/ocidec-1/ud_cnt.v
ATA/ata/trunk/rtl/verilog/ocidec-2/atahost_controller.v
ATA/ata/trunk/rtl/verilog/ocidec-2/atahost_pio_actrl.v
ATA/ata/trunk/rtl/verilog/ocidec-2/atahost_pio_tctrl.v
ATA/ata/trunk/rtl/verilog/ocidec-2/atahost_top.v
ATA/ata/trunk/rtl/verilog/ocidec-2/atahost_wb_slave.v
ATA/ata/trunk/rtl/verilog/ocidec-2/revision_history.txt
ATA/ata/trunk/rtl/verilog/ocidec-2/ro_cnt.v
ATA/ata/trunk/rtl/verilog/ocidec-2/timescale.v
ATA/ata/trunk/rtl/verilog/ocidec-2/ud_cnt.v
ATA/ata/trunk/rtl/vhdl/ocidec1/atahost_controller.vhd
ATA/ata/trunk/rtl/vhdl/ocidec1/atahost_pio_tctrl.vhd
ATA/ata/trunk/rtl/vhdl/ocidec1/atahost_top.vhd
ATA/ata/trunk/rtl/vhdl/ocidec1/atahost_wb_slave.vhd
ATA/ata/trunk/rtl/vhdl/ocidec1/revision_history.txt
ATA/ata/trunk/rtl/vhdl/ocidec1/ro_cnt.vhd
ATA/ata/trunk/rtl/vhdl/ocidec1/ud_cnt.vhd
ATA/ata/trunk/rtl/vhdl/ocidec2/atahost_controller.vhd
ATA/ata/trunk/rtl/vhdl/ocidec2/atahost_pio_actrl.vhd
ATA/ata/trunk/rtl/vhdl/ocidec2/atahost_pio_tctrl.vhd
ATA/ata/trunk/rtl/vhdl/ocidec2/atahost_top.vhd
ATA/ata/trunk/rtl/vhdl/ocidec2/atahost_wb_slave.vhd
ATA/ata/trunk/rtl/vhdl/ocidec2/revision_history.txt
ATA/ata/trunk/rtl/vhdl/ocidec2/ro_cnt.vhd
ATA/ata/trunk/rtl/vhdl/ocidec2/ud_cnt.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_controller.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_dma_actrl.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_dma_tctrl.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_fifo.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_lfsr.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_pio_actrl.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_pio_controller.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_pio_tctrl.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_reg_buf.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_top.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/atahost_wb_slave.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/revision_history.txt
ATA/ata/trunk/rtl/vhdl/ocidec3/ro_cnt.vhd
ATA/ata/trunk/rtl/vhdl/ocidec3/ud_cnt.vhd
ATA/ata/trunk/sim/rtl_sim/bin/Makefile
ATA/ata/trunk/syn/bin/comp.dc
ATA/ata/trunk/syn/bin/design_spec.dc
ATA/ata/trunk/syn/bin/lib_spec.dc
ATA/ata/trunk/syn/bin/read.dc
ATA/ata/web_uploads/index.shtml
ATA/ata/web_uploads/preliminary_ata_core.pdf
ATA/使用说明请参看右侧注释====〉〉.txt
ATA/ata/trunk/rtl/verilog/ocidec-1
ATA/ata/trunk/rtl/verilog/ocidec-2
ATA/ata/trunk/rtl/vhdl/ocidec1
ATA/ata/trunk/rtl/vhdl/ocidec2
ATA/ata/trunk/rtl/vhdl/ocidec3
ATA/ata/trunk/sim/rtl_sim/bin
ATA/ata/trunk/bench/verilog
ATA/ata/trunk/doc/src
ATA/ata/trunk/rtl/verilog
ATA/ata/trunk/rtl/vhdl
ATA/ata/trunk/sim/rtl_sim
ATA/ata/trunk/syn/bin
ATA/ata/trunk/bench
ATA/ata/trunk/doc
ATA/ata/trunk/rtl
ATA/ata/trunk/sim
ATA/ata/trunk/syn
ATA/ata/branches
ATA/ata/tags
ATA/ata/trunk
ATA/ata/web_uploads
ATA/ata
ATA
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.