文件名称:risc
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:126.42kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
嵌入式risc处理器源码,包含设计文档,原理图,testbench,及外围接口,使用verilog实现。-Source embedded RISC processors, including design documents, schematics, testbench, and peripheral interfaces, the use of Verilog to achieve.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
embedded_risc/CVS/Entries
embedded_risc/CVS/Entries.Extra
embedded_risc/CVS/Entries.Extra.Old
embedded_risc/CVS/Entries.Old
embedded_risc/CVS/Repository
embedded_risc/CVS/Root
embedded_risc/CVS/Template
embedded_risc/Machine_Language/CVS/Entries
embedded_risc/Machine_Language/CVS/Entries.Extra
embedded_risc/Machine_Language/CVS/Entries.Extra.Old
embedded_risc/Machine_Language/CVS/Entries.Old
embedded_risc/Machine_Language/CVS/Repository
embedded_risc/Machine_Language/CVS/Root
embedded_risc/Machine_Language/CVS/Template
embedded_risc/Machine_Language/program.txt
embedded_risc/SOC_Design.pdf
embedded_risc/Test_Bench_Verilog/CVS/Entries
embedded_risc/Test_Bench_Verilog/CVS/Entries.Extra
embedded_risc/Test_Bench_Verilog/CVS/Entries.Extra.Old
embedded_risc/Test_Bench_Verilog/CVS/Entries.Old
embedded_risc/Test_Bench_Verilog/CVS/Repository
embedded_risc/Test_Bench_Verilog/CVS/Root
embedded_risc/Test_Bench_Verilog/CVS/Template
embedded_risc/Test_Bench_Verilog/Top_level_tb.tf
embedded_risc/Verilog/ACC.V
embedded_risc/Verilog/ALU.V
embedded_risc/Verilog/bus_arbiter.v
embedded_risc/Verilog/cmd_ack.v
embedded_risc/Verilog/cmd_decoder.v
embedded_risc/Verilog/cmd_detector.v
embedded_risc/Verilog/cmd_generator.v
embedded_risc/Verilog/cmd_internal_reg.v
embedded_risc/Verilog/command_if.v
embedded_risc/Verilog/CONTROL.V
embedded_risc/Verilog/CVS/Entries
embedded_risc/Verilog/CVS/Entries.Extra
embedded_risc/Verilog/CVS/Entries.Extra.Old
embedded_risc/Verilog/CVS/Entries.Old
embedded_risc/Verilog/CVS/Repository
embedded_risc/Verilog/CVS/Root
embedded_risc/Verilog/CVS/Template
embedded_risc/Verilog/data_cache_way0.v
embedded_risc/Verilog/data_cache_way1.v
embedded_risc/Verilog/data_cache_way2.v
embedded_risc/Verilog/data_cache_way3.v
embedded_risc/Verilog/data_in_reg.v
embedded_risc/Verilog/data_port.v
embedded_risc/Verilog/dma_cntrl.v
embedded_risc/Verilog/dma_fifo.v
embedded_risc/Verilog/dma_internal_reg.v
embedded_risc/Verilog/flash_ctrl.v
embedded_risc/Verilog/fsm.v
embedded_risc/Verilog/instruction_cache_way0.v
embedded_risc/Verilog/instruction_cache_way1.v
embedded_risc/Verilog/instruction_cache_way2.v
embedded_risc/Verilog/instruction_cache_way3.v
embedded_risc/Verilog/IR.V
embedded_risc/Verilog/k9f1g08u0m.v
embedded_risc/Verilog/lru_data_cache.v
embedded_risc/Verilog/lru_instruction_cache.v
embedded_risc/Verilog/MEM.V
embedded_risc/Verilog/MUX12.V
embedded_risc/Verilog/MUX16.V
embedded_risc/Verilog/oe_generator.v
embedded_risc/Verilog/parameter.v
embedded_risc/Verilog/PC.V
embedded_risc/Verilog/ras_cas_delay.v
embedded_risc/Verilog/ref_ack.v
embedded_risc/Verilog/ref_timer.v
embedded_risc/Verilog/risc.v
embedded_risc/Verilog/sdram.v
embedded_risc/Verilog/sdramctrl_rtl.v
embedded_risc/Verilog/sdram_cntrl.v
embedded_risc/Verilog/sdram_mux.v
embedded_risc/Verilog/sdram_port.v
embedded_risc/Verilog/soc.v
embedded_risc/Verilog/timer.v
embedded_risc/Verilog/transcript
embedded_risc/Verilog/uart.v
embedded_risc/Machine_Language/CVS
embedded_risc/Test_Bench_Verilog/CVS
embedded_risc/Verilog/CVS
embedded_risc/CVS
embedded_risc/Machine_Language
embedded_risc/Test_Bench_Verilog
embedded_risc/Verilog
embedded_risc
embedded_risc/CVS/Entries.Extra
embedded_risc/CVS/Entries.Extra.Old
embedded_risc/CVS/Entries.Old
embedded_risc/CVS/Repository
embedded_risc/CVS/Root
embedded_risc/CVS/Template
embedded_risc/Machine_Language/CVS/Entries
embedded_risc/Machine_Language/CVS/Entries.Extra
embedded_risc/Machine_Language/CVS/Entries.Extra.Old
embedded_risc/Machine_Language/CVS/Entries.Old
embedded_risc/Machine_Language/CVS/Repository
embedded_risc/Machine_Language/CVS/Root
embedded_risc/Machine_Language/CVS/Template
embedded_risc/Machine_Language/program.txt
embedded_risc/SOC_Design.pdf
embedded_risc/Test_Bench_Verilog/CVS/Entries
embedded_risc/Test_Bench_Verilog/CVS/Entries.Extra
embedded_risc/Test_Bench_Verilog/CVS/Entries.Extra.Old
embedded_risc/Test_Bench_Verilog/CVS/Entries.Old
embedded_risc/Test_Bench_Verilog/CVS/Repository
embedded_risc/Test_Bench_Verilog/CVS/Root
embedded_risc/Test_Bench_Verilog/CVS/Template
embedded_risc/Test_Bench_Verilog/Top_level_tb.tf
embedded_risc/Verilog/ACC.V
embedded_risc/Verilog/ALU.V
embedded_risc/Verilog/bus_arbiter.v
embedded_risc/Verilog/cmd_ack.v
embedded_risc/Verilog/cmd_decoder.v
embedded_risc/Verilog/cmd_detector.v
embedded_risc/Verilog/cmd_generator.v
embedded_risc/Verilog/cmd_internal_reg.v
embedded_risc/Verilog/command_if.v
embedded_risc/Verilog/CONTROL.V
embedded_risc/Verilog/CVS/Entries
embedded_risc/Verilog/CVS/Entries.Extra
embedded_risc/Verilog/CVS/Entries.Extra.Old
embedded_risc/Verilog/CVS/Entries.Old
embedded_risc/Verilog/CVS/Repository
embedded_risc/Verilog/CVS/Root
embedded_risc/Verilog/CVS/Template
embedded_risc/Verilog/data_cache_way0.v
embedded_risc/Verilog/data_cache_way1.v
embedded_risc/Verilog/data_cache_way2.v
embedded_risc/Verilog/data_cache_way3.v
embedded_risc/Verilog/data_in_reg.v
embedded_risc/Verilog/data_port.v
embedded_risc/Verilog/dma_cntrl.v
embedded_risc/Verilog/dma_fifo.v
embedded_risc/Verilog/dma_internal_reg.v
embedded_risc/Verilog/flash_ctrl.v
embedded_risc/Verilog/fsm.v
embedded_risc/Verilog/instruction_cache_way0.v
embedded_risc/Verilog/instruction_cache_way1.v
embedded_risc/Verilog/instruction_cache_way2.v
embedded_risc/Verilog/instruction_cache_way3.v
embedded_risc/Verilog/IR.V
embedded_risc/Verilog/k9f1g08u0m.v
embedded_risc/Verilog/lru_data_cache.v
embedded_risc/Verilog/lru_instruction_cache.v
embedded_risc/Verilog/MEM.V
embedded_risc/Verilog/MUX12.V
embedded_risc/Verilog/MUX16.V
embedded_risc/Verilog/oe_generator.v
embedded_risc/Verilog/parameter.v
embedded_risc/Verilog/PC.V
embedded_risc/Verilog/ras_cas_delay.v
embedded_risc/Verilog/ref_ack.v
embedded_risc/Verilog/ref_timer.v
embedded_risc/Verilog/risc.v
embedded_risc/Verilog/sdram.v
embedded_risc/Verilog/sdramctrl_rtl.v
embedded_risc/Verilog/sdram_cntrl.v
embedded_risc/Verilog/sdram_mux.v
embedded_risc/Verilog/sdram_port.v
embedded_risc/Verilog/soc.v
embedded_risc/Verilog/timer.v
embedded_risc/Verilog/transcript
embedded_risc/Verilog/uart.v
embedded_risc/Machine_Language/CVS
embedded_risc/Test_Bench_Verilog/CVS
embedded_risc/Verilog/CVS
embedded_risc/CVS
embedded_risc/Machine_Language
embedded_risc/Test_Bench_Verilog
embedded_risc/Verilog
embedded_risc
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.