CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:s_UIC_v3.03.tar

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [PDF]
  • 上传时间：
    2012-11-16
  • 文件大小：
    2.52mb
  • 已下载：
    0次
  • 提 供 者：
    cur****
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
电信下载 联通下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

(IBM) Interrupter Controller for PowePC405 (verilog)
相关搜索： optical encoder interrupter

(系统自动生成,下载前可以参看下载内容)

下载文件列表

s_UIC_v3.03/
s_UIC_v3.03/UIC.README
s_UIC_v3.03/synthesis/
s_UIC_v3.03/synthesis/UIC.con.tcl
s_UIC_v3.03/synthesis/UIC.synopsys.tcl
s_UIC_v3.03/synthesis/.synopsys_dc.setup
s_UIC_v3.03/synthesis/scan/
s_UIC_v3.03/synthesis/scan/UIC.con.tcl
s_UIC_v3.03/synthesis/scan/UIC.synopsys.tcl
s_UIC_v3.03/synthesis/scan/UIC.scan.tcl
s_UIC_v3.03/synthesis/scan/UIC.stil
s_UIC_v3.03/synthesis/scan/command.log
s_UIC_v3.03/synthesis/scan/UIC.db.justcompiled
s_UIC_v3.03/synthesis/scan/UIC.db.withscan
s_UIC_v3.03/synthesis/scan/design.log
s_UIC_v3.03/synthesis/scan/UIC.scanable.db
s_UIC_v3.03/synthesis/scan/Reference.log
s_UIC_v3.03/synthesis/scan/REPORT.log
s_UIC_v3.03/synthesis/scan/UIC.slog
s_UIC_v3.03/synthesis/scan/UIC.mapped.v
s_UIC_v3.03/synthesis/scan/UIC.mapped.db
s_UIC_v3.03/synthesis/scan/work/
s_UIC_v3.03/synthesis/scan/work/reg_gatedC1_ungatedC2-verilog.pvl
s_UIC_v3.03/synthesis/scan/work/REG_GATEDC1_UNGATEDC2.mr
s_UIC_v3.03/synthesis/scan/work/reg_ungatedC1_gatedC2-verilog.pvl
s_UIC_v3.03/synthesis/scan/work/REG_UNGATEDC1_GATEDC2.mr
s_UIC_v3.03/synthesis/scan/work/reg_ungatedC1_ungatedC2-verilog.pvl
s_UIC_v3.03/synthesis/scan/work/REG_UNGATEDC1_UNGATEDC2.mr
s_UIC_v3.03/synthesis/scan/work/reg_ungatedC1_ungatedC2_enable-verilog.pvl
s_UIC_v3.03/synthesis/scan/work/REG_UNGATEDC1_UNGATEDC2_ENABLE.mr
s_UIC_v3.03/synthesis/scan/work/reg_dff_busclocks-verilog.pvl
s_UIC_v3.03/synthesis/scan/work/REG_DFF_BUSCLOCKS.mr
s_UIC_v3.03/synthesis/scan/work/rcvr-verilog.pvl
s_UIC_v3.03/synthesis/scan/work/RCVR.mr
s_UIC_v3.03/synthesis/scan/work/uic_mac-verilog.pvl
s_UIC_v3.03/synthesis/scan/work/UIC_MAC.mr
s_UIC_v3.03/synthesis/scan/work/UIC-verilog.pvl
s_UIC_v3.03/synthesis/scan/work/UIC.mr
s_UIC_v3.03/primetime/
s_UIC_v3.03/primetime/UIC.primetime.tcl
s_UIC_v3.03/primetime/UIC.con.tcl
s_UIC_v3.03/doc/
s_UIC_v3.03/doc/uic_bk7-22-02.pdf
s_UIC_v3.03/doc/s_UIC_addendum.pdf
s_UIC_v3.03/rtl_src/
s_UIC_v3.03/rtl_src/UIC.syn.v
s_UIC_v3.03/rtl_src/UIC.definitions.v
s_UIC_v3.03/formality/
s_UIC_v3.03/formality/rtl_vs_synNet/
s_UIC_v3.03/formality/rtl_vs_synNet/UIC.formality.tcl
s_UIC_v3.03/formality/rtl_vs_synNet/UIC.formality.scan.tcl
s_UIC_v3.03/formality/rtl_vs_synNet/xav.log
s_UIC_v3.03/formality/rtl_vs_synNet/formality.log
s_UIC_v3.03/formality/rtl_vs_synNet/fm_shell_command.log
s_UIC_v3.03/formality/rtl_vs_synNet/UIC.failingpts.rpt
s_UIC_v3.03/formality/rtl_vs_synNet/UIC.abortedpts.rpt
s_UIC_v3.03/formality/rtl_vs_synNet/UIC.unmatched.rpt
s_UIC_v3.03/formality/rtl_vs_synNet/UIC.candidates.rpt
s_UIC_v3.03/formality/rtl_vs_synNet/UIC.passingpts.rpt
s_UIC_v3.03/formality/rtl_vs_synNet/UIC.comparepts.rpt
s_UIC_v3.03/vcd/
s_UIC_v3.03/vcd/UIC.vcd
s_UIC_v3.03/synthesis_cu11/
s_UIC_v3.03/synthesis_cu11/UIC.con.tcl
s_UIC_v3.03/synthesis_cu11/UIC.synopsys.tcl
s_UIC_v3.03/synthesis_cu11/.synopsys_dc.setup
s_UIC_v3.03/synthesis_cu11/scan/
s_UIC_v3.03/synthesis_cu11/scan/UIC.con.tcl
s_UIC_v3.03/synthesis_cu11/scan/UIC.synopsys.tcl
s_UIC_v3.03/synthesis_cu11/scan/UIC.scan.tcl
s_UIC_v3.03/synthesis_cu11/scan/UIC.stil
s_UIC_v3.03/synthesis_cu11/scan/command.log
s_UIC_v3.03/synthesis_cu11/scan/UIC.db.justcompiled
s_UIC_v3.03/synthesis_cu11/scan/UIC.db.withscan
s_UIC_v3.03/synthesis_cu11/scan/design.log
s_UIC_v3.03/synthesis_cu11/scan/UIC.scanable.db
s_UIC_v3.03/synthesis_cu11/scan/Reference.log
s_UIC_v3.03/synthesis_cu11/scan/REPORT.log
s_UIC_v3.03/synthesis_cu11/scan/UIC.slog
s_UIC_v3.03/synthesis_cu11/scan/UIC.mapped.v
s_UIC_v3.03/synthesis_cu11/scan/UIC.mapped.db
s_UIC_v3.03/synthesis_cu11/scan/work/
s_UIC_v3.03/synthesis_cu11/scan/work/reg_gatedC1_ungatedC2-verilog.pvl
s_UIC_v3.03/synthesis_cu11/scan/work/REG_GATEDC1_UNGATEDC2.mr
s_UIC_v3.03/synthesis_cu11/scan/work/reg_ungatedC1_gatedC2-verilog.pvl
s_UIC_v3.03/synthesis_cu11/scan/work/REG_UNGATEDC1_GATEDC2.mr
s_UIC_v3.03/synthesis_cu11/scan/work/reg_ungatedC1_ungatedC2-verilog.pvl
s_UIC_v3.03/synthesis_cu11/scan/work/REG_UNGATEDC1_UNGATEDC2.mr
s_UIC_v3.03/synthesis_cu11/scan/work/reg_ungatedC1_ungatedC2_enable-verilog.pvl
s_UIC_v3.03/synthesis_cu11/scan/work/REG_UNGATEDC1_UNGATEDC2_ENABLE.mr
s_UIC_v3.03/synthesis_cu11/scan/work/reg_dff_busclocks-verilog.pvl
s_UIC_v3.03/synthesis_cu11/scan/work/REG_DFF_BUSCLOCKS.mr
s_UIC_v3.03/synthesis_cu11/scan/work/rcvr-verilog.pvl
s_UIC_v3.03/synthesis_cu11/scan/work/RCVR.mr
s_UIC_v3.03/synthesis_cu11/scan/work/uic_mac-verilog.pvl
s_UIC_v3.03/synthesis_cu11/scan/work/UIC_MAC.mr
s_UIC_v3.03/synthesis_cu11/scan/work/UIC-verilog.pvl
s_UIC_v3.03/synthesis_cu11/scan/work/UIC.mr
s_UIC_v3.03/testbench/
s_UIC_v3.03/testbench/UIC_testbench.v
s_UIC_v3.03/testbench/UIC_monitor.v
s_UIC_v3.03/testbench/UIC.do
s_UIC_v3.03/testbench/UIC.vsim
s_UIC_v3.03/testbench/UIC.xl
s_UIC_v3.03/testbench/UIC.nc
s_UIC_v3.03/testbench/UIC.vcs
s_UIC_v3.03/testbench/README.UIC.testbench
s_UIC_v3.03/testbench/UIC_stim.v

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com

浏览历史记录

关闭