搜索资源列表
mc8051-VHDL
- VHDL实现 8051 CPU核 Oregano Systems 8-bit Microcontroller IP-Core-VHDL 8051 CPU nuclear Oregano Systems 8-bit Mic rocontroller IP-Core
MICO8_DEMO_03_18_08.ZIP
- Lattice 超精简8位软核CPU--Mico8,开放所有源代码,包括VHDL,编译器,支持GCC编译器。可在Lattice所有FPGA和MachXO 器件上使用。本例包含示例和说明文档。对使用Lattice器件的用户或者学习CPU设计的人员有较高参考价值。,Lattice super-streamlined eight soft-core CPU- Mico8, open up all the source code, including VHDL, the compiler to supp
DE2_i2sound-g5
- 通过de2板上的wm8731,42阶音量可调,mic和dac同时输出。-By de2 board wm8731, 42 stage adjustable volume, mic and dac output simultaneously.
S12_AudioLoopback_DAV_MIC
- 从MIC输入一段音频然后,再从AOUT的接口播放出来的verilog 的代码-Input from the MIC for some audio and then AOUT interface from broadcast in the Verilog code
MIC1
- Project of microcontroler MIC I implemented on VHDL.
de2sound
- 这个设计结合音频输入从麦克风和线路信号和输出结果线输出信号。麦克风连接话筒端口、音源线在端口,扬声器/耳机线端口。-This design combines audio input from the microphone and line in signals and outputs the result to the line out signal. Connect a microphone to the MIC port, an audio source to the LINE IN por
Staged-Output-Of-IJVM-By-VHDL
- IJVM by VHDL.IJVM is an instruction set architecture created by Andrew Tanenbaum for his MIC-1 architecture. It is used to teach assembly basics in his book Structured Computer Organization.
DE2_i2sound
- 这种设计将来自麦克风的音频输入信号线相结合,并把结果输出到输出信号线。将麦克风连接到MIC端口,一个音频源的LINE IN端口,扬声器/耳机的LINE OUT端口。-This design combines audio input from the microphone and line in signals and outputs the result to the line out signal. Connect a microphone to the MIC port, an audio