搜索资源列表
pll_component_design_matlab
- PLL system LPF/PFD/VCO/Divider model in Matlab,在Matlab中将PLL系统的各个模块模型话，便于分析整个PLL的环路稳定特性，锁定时间等…… 附录中包含完整的Matlab code
vco
- 辛苦收集频率测试和同步方面的资料，希望对各位有帮助。-Hard to collect the frequency of testing and synchronization information, and they hope to help you.
NRF903dhaochu
- 所 设计的 无线数 传模块 由单 片射 频收发 器芯片 波器和压控振荡器组成。压控振荡器由片内的振荡电路 nRF903、微控制器MSP430F1121和接 口芯片75LV4737A 和外接的LC谐振回路组成。要发射的数据通过DATA端 组 成 ，工作 在 915MHz国际通用的 ISM 频 段 ； GMSK／ 输入 。 -Designed by the wireless module from the single-chip RF transceiver chip filter an
si4133-datasheet
- 该Si4133是一个单片集成电路，既执行IF和双频 RF合成为无线通信应用。在Si4133 包括三个和VCO，环路滤波器，参考和VCO分频器，相位 探测器。除法和可编程掉电设置与threewire 串行接口。-The Si4133 is a monolithic integrated circuit, both the implementation of the IF and dual-band RF synthesis for wireless comm
ppl
- 锁相电路是相位锁定环(Phase Locked Loop)的简称，主要由鉴相器、环路滤波、压控振荡器成 。主要是要掌握LabVIEW图形化编程特点，-PLL circuit is phase-locked loop (Phase Locked Loop) for short, mainly by the phase detector, loop filter, VCO into. Mainly to grasp the features of LabVIEW graphical programm
ADS_DESIGN_FR4-VCO
- ADS设计介质振荡器,这个是篇文章,很有参考性,希望对大家友谊-ADS design DRO
SYNC
- pll phasenregler The ltering operation of the error voltage (coming out from the Phase Detec- tor) is performed by the loop lter. The output of PD consists of a dc component superimposed with an ac component. The ac part is undesired as an in
am_regler
- The ltering operation of the error voltage (coming out from the Phase Detec- tor) is performed by the loop lter. The output of PD consists of a dc component superimposed with an ac component. The ac part is undesired as an input to the VCO, h
freq_regler
- The ltering operation of the error voltage (coming out from the Phase Detec- tor) is performed by the loop lter. The output of PD consists of a dc component superimposed with an ac component. The ac part is undesired as an input to the VCO, h
ordnung2
- The ltering operation of the error voltage (coming out from the Phase Detec- tor) is performed by the loop lter. The output of PD consists of a dc component superimposed with an ac component. The ac part is undesired as an input to the VCO, h
pll
- The ltering operation of the error voltage (coming out from the Phase Detec- tor) is performed by the loop lter. The output of PD consists of a dc component superimposed with an ac component. The ac part is undesired as an input to the VCO, h
vco
- vco is one of important block of RF ncircuit.this paper explain it well.
muRata_VCOs
- List of Murata VCO product
radar-high
- 介绍ＦＭＣＷ雷达高精度液位测量系统的组成及各单元的基本功能，讨论为满足系统发射信号的频率稳定性和线性度的要求所采取的ＶＣＯ非线性校正和温度补偿措施．针对系统的特点采用了开环校正的方法．为了滤除ＶＣＯ测量数据中的噪声，采用 Ｓａｖｉｔｚｋｙ－Ｇｏｌａｙ滤波器对测量的ＶＣＯ ｖ－ｆ曲线进行平滑处理，给出了实测结果．可以应用于油船舱内液位测量等对精度要求很高且环境苛刻的场合．-Introduce the composition of the FMCW radar precision level mea
pll2order
- 二阶锁相环代码包括相位 相位差和VCO-The code includes a second-order phase-locked loop phase phase difference and VCO
VL7013-VLSI
- VL7013 VLSI FOR WIRELESS COMMUNICATION OBJECTIVES: • To study the design concepts of low noise amplifiers. • To study the various types of mixers designed for wireless communication. • To study and design PLL and VCO. •
vco_victor-
- it gives the describiton about the VCO
Infineon_DS_BGT24MTR12_en_V3_2
- 24G高集成度微波雷达芯片,一发二收，可组成阵列天线，数据处理后精度可达mm级-24 GHz transceiver MMIC with one transmitter and two receiver units • Fully integrated low phase noise VCO • Switchable prescaler with 1.5 GHz and 23 kHz output • On chip power and tempe
GS1661_Datasheet
- Operation at 1.485Gb/s, 1.485/1.001Gb/s and 270Mb/s • Supports SMPTE 292M, SMPTE 259M-C and DVB-ASI • Integrated adaptive cable equalizer • Typical equalized lengthof Belden 1694A cable: Š 230m at 1.485Gb/s Š 440m at
[Elearnica]--High-Efficiency_Fully_CMOS_VCO_Recti
- Designing a fully CMOS VCO