搜索资源列表
wave22345
- DDS移相正弦信号发生器的设计方案，PPT-DDS phase shifter sinusoidal signal generator design, PPT
dds
- 基于FPGA的双路可移相任意波形发生器 Altera中国大学生电子设计文章竞赛获奖作品刊登-FPGA-based dual phase shifter can be arbitrary waveform generator Altera China Undergraduate Electronic Design Contest winning entries published articles
Long_shift_gate_level
- 1. Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock ris
ADSP-21262
- High performance 32-bit/40-bit floating-point processor Code compatibility—at assembly level, uses the same instruction set as other SHARC DSPs Single-instruction multiple-data (SIMD) computational architecture— two 32-bit IEEE floating-point
chegnxu
- 共性移位器 自己为了交作业做的 希望对大家有所帮助-it can make a barre shifter
MINILOGIC
- Level shifter. 5v -> 3.3V by 74H..245
barrael-shifter
- its barrel shifter in mentor graphis
01004054_2
- rf mems phase shifter
Initial-description-of-a-barrel-shifter
- Initial descr iption of a barrel shifter
Vhdl-Implementation-of--Fast-32x32-Multiplier-Bas
- The Vedic mathematics is quite different from conventional method of multiplication like adder and shifter. This mathematics is mainly based on sixteen principles. The multiplier (referred henceforth as Vedic multiplier) architecture base
pdun(1)
- Simulation and Experiment of a Compact Wideband 90 Differential Phase Shifter
00676515
- realization of a wavelength shifter based on cascaded second-order processes in the organic molecular crystal N-(4- nitropheny1)-L-prolinol (NPP).’ In our experiment, a pump pulse p at frequency wp and a signal pulse s at w, - wp interact t
vhdl
- this code is in VHDL. inside include fourbit shihter, modified comparator and four bit ALU with shifter. also with their designated test bench and gtkwave
barrelshifter
- vhdl code for barrel shifter.